

HT6264-70 CMOS 8K×8-Bit SRAM

Features


- Operating voltage: 5V
- Low power consumption
 - Operation: 200mW (typ.)
 - Standby: 5µW (typ.)
- 70ns (max.) high speed access time
- Memory expansion by pin OE
- Pin-compatible with standard 8Kx8 bits of EPROM/MASK ROM
- TTL compatible interface levels
- Common I/O using tristate outputs
- Fully static operation
- 28-pin DIP/SDIP/SOP package

General Description


The HT6264-70 is a 65,536-bit static random access memory organized into 8192 words by 8 bits and operates from a single 5V power supply. It is built with HOLTEK's high performance CMOS $0.8\mu m$ SPDM process.

Six transistor full CMOS memory cell provides low standby current and high reliability. Inputs and tristate outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Block Diagram



Pin Assignment



- 28 DIP/SDIP/SOP



Pin Description

Pin Name	I/O	Description	
A0~A12	I	Address input pins	
D0~D2, D3~D7	I/O	Data input and output signal pins	
CS2, CS1	I	Chip select signal pin	
ŌĒ	I	Output enable signal pin	
WE	I	Write enable signal pin	
VCC	I	Positive power supply pin	
GND	I	Negative power supply pin	
NC		No connection	

Absolute Maximum Ratings*

VCC to GND	0.3V to +7.0V
IN, IN/OUT Voltage to GND, V _T	0.3V to V _{CC} +0.5V
Operating Temperature, Topi	
Storage Temperature (Plastic), T _{stg}	55°C to +125°C
Temperature Under Bias, T _{bias}	10°C to +85°C
Power Dissipation, P _T	1.0W

*Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

VCC=5V \pm 10%, GND=0V, Ta=-40°C to 85°C

Symbol	Parameter			Typ.*	Max.	Unit
Vcc	Operating Voltage		4.5	5.0	5.5	V
I _{CC1}	Operating Current	Tcyc=Min. Cycle, I _{OUT} =0mA		_	45	mA
I _{CC2}		Tcyc=1µs, Iout=0mA	_	_	15	mA
I _{SB1}		CS1=V _{IH} or CS2=V _{IL}	_	_	10	mA
I _{SB2}	Standby Current	$\overline{\text{CS1}}=\text{CS2}>=\text{V}_{\text{CC}}-0.2\text{V},$ $\text{V}_{\text{IN}}>=\text{V}_{\text{CC}}-0.2\text{V}$ or $\text{V}_{\text{IN}}<=0.2\text{V}$		_	50	μΑ
Vон	Output High Voltage I _{OH} = -1.0mA		2.4			V
Vol	Output Low Voltage I _{OL} =4mA			_	0.4	v



Symbol	Parameter			Typ.*	Max.	Unit
V _{IH}	Input High Voltage —		2.2	_	V _{CC} +0.3	V
V _{IL}	Input Low Voltage —		-0.3	_	0.8	V
I_{LI}	Input Leakage Current	V _{CC} =5.5V, V _{IN} =GND to V _{CC}	_		1	μА
I_{LO}	Output Leakage Current	$\overline{CS1}$ =V _{IH} or CS2=V _{IL} or \overline{OE} =V _{IH} , V _{OUT} =GND to V _{CC}			1	μА

 $[*]V_{CC}=5V$, Ta=25°C

A.C. Characteristics

Read cycle

 V_{CC} =5V±10%, Ta=-40°C to 85°C

Symbol	Parameter	Min.	Typ.	Max.	Unit
trc	Read Cycle Time	70		_	ns
taa	Address Access Time		_	70	ns
tacs	Chip Selection Access Time		_	70	ns
toE	Output Enabled to Valid Outputs		_	40	ns
tон	Outputs Hold from Address Change	5		_	ns
tCLZ	Chip select to Outputs in Low-Z	10	_		ns
tolz	Output Enabled to Outputs in Low-Z	10	_		ns
tcHZ	Chip Disabled to Outputs in High-Z	0	_	30	ns
toHZ	Output Disabled to Outputs in High-Z	0		30	ns

Notes: A read occurs during the overlap of a low $\overline{CS1}$, a high CS2, a low \overline{OE} , and a high \overline{WE} .

 $t_{\mbox{\scriptsize CLZ}}$ is specified from $\overline{\mbox{\scriptsize CS1}}$ or CS2 whichever occurs last.

 $t_{\mbox{\footnotesize{CHZ}}}$ is specified from $\overline{\mbox{\footnotesize{CS1}}}$ or CS2 whichever occurs first.

 $t_{\mbox{\footnotesize{CHZ}}}$ and $t_{\mbox{\footnotesize{OHZ}}}$ are specified by the time when DATA OUT is floating



Write cycle

 V_{CC} =5V±10%, Ta=-40°C to 85°C

Symbol	Parameter	Min.	Тур.	Max.	Unit
twc	Write Cycle Time	70	_		ns
tcw	Chip Select to End of Write	35			ns
t _A w	Address Valid to End of Write	50	_		ns
tas	Address Setup Time	0	_	_	ns
twp	Write Pulse Width	25	_		ns
twR	Write Recovery Time	0		_	ns
tDW	Data to Write Time Overlap	20		_	ns
tDH	Data Hold from Write Time			_	ns
tow	Outputs Active from End of Write	5	_	_	ns
tohz	Outputs Disable to Oucputs in High-Z	0	- Table	40	ns
twHZ	Write to Outputs in High-Z	0		50	ns

Notes: A write cycle occurs during the overlap of a low $\overline{CS1}$, a high CS2, and a low \overline{WE} .

OE may be both high and low in a write cycle.

tas is specified from $\overline{\text{CS1}}$, CS2, or $\overline{\text{WE}}$, whichever occurs last.

twp is an overlap time of a low \overline{CSI} , a high CS2, and a low \overline{WE} .

twR, tDW and tDH is specified from $\overline{CS1}$, CS2, or \overline{WE} , whichever occurs first


twHZ is specified by the time when DATA OUT is floating, not defined by output level.

When I/O pins are data output mode, don't force inverse signals to those pins.

A.C. test conditions

Output load: See Figures below Input pulse levels: 0V to 3.0V Input rise and fall time: 5ns

Input and output timing reference levels: 1.5V



*Including scope and jig

1.8kΩ 1/O \$990Ω 5pF

*Including scope and jig

Output load

Output load for tcLz, tcLz, tcLz, tcLz, toLz, tcLz, toLz, toLz, toLz, toLz, toLz, toLz, toLz



Data retention characteristics

Ta=-40°C to 85°C

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{DR}	V _{CC} for Data Retention	CS1=CS2≥V _{CC} -0.2V	2	5.5	V
I _{CCDR}	Data Retention Current	$V_{CC}=3V$, $\overline{CS1}=CS2 \ge V_{CC}-0.2V$ $V_{IN} \ge V_{CC}-0.2V$ or $V_{IN} \le 0.2V$		50	μА
tcdr	Chip Disable Data Retention Time	See Retention Timing	0	_	ns
tR	Operation Recovery Time	See Retention Timing	t _{RC} *		ns

^{*}tRC=Read Cycle Time

Operation Truth Table


All relations between \overline{WE} , \overline{OE} , $\overline{CS1}$ and CS2 can be described in the following truth table

CS1	CS2	ŌĒ	WE	Mode	D0~D7
H X	X* L	X X	X X	Standby	High-Z
L	Н	L	Н	Read	Dout
L	Н	Н	Н	Read	High-Z
L	Н	X	L	Write	Din

^{*}X: Don't Care, Logical High or Low


Timing Diagrams

Read cycle 1⁽¹⁾






Read cycle 2^(1, 2, 4)



Read cycle 3^(1, 3, 4)




Notes:


- WE is High for Read Cycle
- 2. Device is continuously enabled, $\overline{\text{CS1}} = V_{\text{IL}}$ and $\text{CS2} = V_{\text{IH}}$
- 3. Address valid prior to or coincident with $\overline{\text{CS1}}$ transition low and CS2 transition high
- 4. $\overline{OE} = V_{IL}$
- 5. Transition is measured $\pm\,500mV$ from steady state



Write cycle 1⁽¹⁾



Write cycle 2^(1, 6)






Notes:

- 1. $\overline{\text{WE}}$ must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} .
- 3. tw_R is measured from the earlier $\overline{CS1}$ or \overline{WE} going high and CS2 going low to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so the input signals of the opposite phase to the outputs must not be applied.
- 5. If the $\overline{\text{CS1}}$ low transition (or CS2 high transition) occurs simultaneously with the $\overline{\text{WE}}$ low transitions or after the $\overline{\text{WE}}$ transition, outputs remain in a high impedance state.
- 6. \overline{OE} is continuously low (\overline{OE} =V_{IL}).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dour is the read data of the next address.
- 9. If $\overline{CS1}$ is low (or CS2 is high) during this period, I/O pins are in the output state. Then the data input signals of the opposite phase to the outputs must not be applied to them.
- 10. Transition is measured at ±500mV from steady state

Low V_{CC} data retention timing





Characteristic Curves

