

T-50-17

CD4046A Types

The RCA-CD4046A CMOS Micropower Phase-Locked Loop (PLL) consists of a low-power, linear voltage-controlled oscillator (VCO) and two different phase comparators having a common signal-input amplifier and a common comparator input. A 5.2-V zener diode is provided for supply regulation if necessary.

These types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

VCO Section

The VCO requires one external capacitor C1 and one or two external resistors (R1 or R1 and R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO and resistor R2 enables the VCO to have a frequency offset if required. The high input impedance ($10^{12}\Omega$) of the VCO simplifies the design of low-pass filters by permitting the designer a wide choice of resistor-to-capacitor ratios. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at terminal 10 (DEMODULATED OUTPUT). If this terminal is used, a load resistor (R_S) of 10 k Ω or more should be connected from this terminal to VSS. If unused this terminal should be left open. The VCO can be connected either directly or through frequency dividers to the comparator input of the phase comparators. A full CMOS logic swing is available at the output of the VCO and allows direct coupling to CMOS frequency dividers such as the RCA-CD4024, CD4018, CD4020, CD4022, CD4029, and CD4059. One or more CD4018 (Presettable Divide-by-N Counter) or CD4029 (Presettable Up/Down Counter), or CD4059A (Programmable Divide-by-'N' Counter), together with the CD4046A (Phase-Locked Loop) can be used to build a micropower low-frequency synthesizer. A logic 0 on the INHIBIT input "enables" the VCO and the source follower, while a logic 1 "turns off" both to minimize stand-by power consumption.

Phase Comparators

The phase-comparator signal input (terminal 14) can be direct-coupled provided the signal swing is within CMOS logic levels [logic "0" $\leq 30\%$ ($V_{DD}-V_{SS}$), logic "1" $\geq 70\%$ ($V_{DD}-V_{SS}$)]. For smaller swings the signal must be capacitively coupled to the self-biasing amplifier at the signal input.


Phase comparator I is an exclusive-OR network; it operates analogously to an overdriven balanced mixer. To maximize the lock range, the signal- and comparator-input frequencies must have a 50% duty cycle. With no signal or noise on the signal input, this phase comparator has an average output voltage equal to $V_{DD}/2$. The low-pass filter connected to the output of phase comparator I supplies the averaged voltage to the VCO input, and causes the VCO to oscillate at the center frequency (f_0).

The frequency range of input signals on which the PLL will lock if it was initially

Features:

- Very low power consumption: $70\ \mu W$ (typ.) at $V_{CO} = 10\ kHz$, $V_{DD} = 5\ V$
- Operating frequency range up to $1.2\ MHz$ (typ.) at $V_{DD} = 10\ V$
- Wide supply-voltage range: $V_{DD} - V_{SS} = 5$ to $15\ V$
- Low frequency drift: $0.06\%/\text{°C}$ (typ.) at $V_{DD} = 10\ V$

Fig. 1 – COS/MOS phase-locked loop block diagram.

**Choice of two phase comparators:**

1. Exclusive-OR network
2. Edge-controlled memory network with phase-pulse output for lock indication
- High VCO linearity: 1% (typ.)
- VCO inhibit control for ON-OFF keying and ultra-low standby power consumption
- Source-follower output of VCO control input (Demod. output)
- Zener diode to assist supply regulation
- Quiescent current specified to $15\ V$
- Maximum input leakage current of $1\ \mu A$ at $15\ V$ (full package-temperature range)

Applications:

- FM demodulator and modulator
- Frequency synthesis and multiplication
- Frequency discriminator
- Data synchronization
- Voltage-to-frequency conversion
- Tone decoding
- FSK – Modems
- Signal conditioning
- (See ICAN-6101) "RCA CMOS Phase-Locked Loop – A Versatile Building Block for Micropower Digital and Analog Applications"

MAXIMUM RATINGS, *Absolute-Maximum Values:*

STORAGE-TEMPERATURE RANGE (T_{stg}) -65 to $+150^{\circ}\text{C}$
OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPES D, F, K, H -55 to $+125^{\circ}\text{C}$
PACKAGE TYPE E -40 to $+85^{\circ}\text{C}$

DC SUPPLY-VOLTAGE RANGE, (V_{DD})
(Voltages referenced to VSS Terminal):

POWER DISSIPATION PER PACKAGE (P_D):

FOR $T_A = -40$ to $+60^{\circ}\text{C}$ (PACKAGE TYPE E) $500\ mW$
FOR $T_A = +60$ to $+85^{\circ}\text{C}$ (PACKAGE TYPE E') Derate Linearly at $12\ mW/\text{°C}$ to $200\ mW$

FOR $T_A = -55$ to $+100^{\circ}\text{C}$ (PACKAGE TYPES D, F, K) $500\ mW$

FOR $T_A = +100$ to $+125^{\circ}\text{C}$ (PACKAGE TYPES D, F, K) Derate Linearly at $12\ mW/\text{°C}$ to $200\ mW$

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANGE (ALL PACKAGE TYPES) $100\ mW$

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{DD} + 0.5\ V$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch ($1.59 \pm 0.79\ mm$) from case for $10\ s$ max. $+265^{\circ}\text{C}$

out of lock is defined as the frequency capture range ($2f_c$).


The frequency range of input signals on which the loop will stay locked if it was initially in lock is defined as the frequency lock range ($2f_L$). The capture range is \leq the lock range.

With phase comparator I the range of frequencies over which the PLL can acquire lock (capture range) is dependent on the low-pass-filter characteristics, and can be made as large as the lock range. Phase-com-

parator I enables a PLL system to remain in lock in spite of high amounts of noise in the input signal.

One characteristic of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics of the VCO center-frequency. A second characteristic is that the phase angle between the signal and the comparator input varies between 0° and 180° , and is 90° at the center frequency. Fig. 2 shows the typical, triangular, phase-to-output response characteristic

CD4046A Types



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following range:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply Voltage Range (For $T_A = \text{Full Package}$)	3	12	V
Temperature Range			

ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ\text{C}$

Characteristic	Test Conditions V_O Volts	Limits			Units	
		All Package Types				
		Min.	Typ.	Max.		
Phase Comparator Section						
Operating Supply Voltage, $V_{DD} - V_{SS}$	VCO Operation	-	5	-	15	
	Comparators only	-	3	-	15	
Total Quiescent Device Current, I_L :						
Term. 14 Open	Term. 15 open	5	-	25	-	
	Term. 5 at V_{DD}	10	-	200	-	
Term. 14 at V_{SS} or V_{DD}	Terms. 3 & 9 at V_{SS}	5	-	5	15	
		10	-	25	60	
		15	-	50	500	
Term. 14 (SIGNAL IN)		5	1	2	-	
Input Impedance, Z_{14}		10	0.2	0.4	-	
		15	-	0.2	-	
AC-Coupled Signal Input	See Fig. 7	5	-	200	400	
Voltage Sensitivity* (peak-to-peak)		10	-	400	800	
		15	-	700	-	
DC-Coupled Signal Input and Comparator Input		5	1.5	2.25	-	
Voltage Sensitivity		10	3	4.5	-	
Low Level		15	4.5	6.75	-	
High Level	V_O Volts	5	-	2.75	3.5	
		10	-	5.5	7	
		15	-	8.25	-	
Output Drive Current:						
n-Channel (Sink), I_{DN}	Phase Comparator I & II Term. 2 & 13	0.5	5	0.43	0.86	
	Phase Pulses	0.5	10	1.3	2.5	
		0.6	10	0.7	1.4	
p-Channel (Source), I_{DP}	Phase Comparator I & II Term. 2 & 13	4.5	5	-0.3	-0.6	
		9.5	10	-0.9	-1.8	
	Phase Pulses	4.5	5	-0.08	-0.16	
		9.5	10	-0.25	-0.5	
Input Leakage Current, I_{IL}, I_{IH} Max.	Any Input	15	-	$\pm 10^{-5}$	± 1	
					μA	

* For sine wave, the frequency must be greater than 1 kHz for Phase Comparator II.





Fig.4 - Typical waveforms for CMOS phase-locked loop employing phase comparator II in locked condition.

of phase-comparator I. Typical waveforms for a CMOS phase-locked-loop employing phase comparator I in locked condition of f_O is shown in Fig. 3.



Phase-comparator II is an edge-controlled digital memory network. It consists of four flip-flop stages, control gating, and a three-state output circuit comprising p- and n-type drivers having a common output node. When the p-MOS or n-MOS drivers are ON they pull the output up to V_{DD} or down to V_{SS} , respectively. This type of phase comparator acts only on the positive edges of the signal and comparator inputs. The duty cycles of the signal and comparator inputs are not important since positive transitions control the PLL system utilizing this type of comparator. If the signal-input frequency is higher than the comparator-input frequency, the p-type output driver is maintained ON most of the time, and both the n and p drivers OFF (3 state) the remainder of the time. If the signal-input frequency is lower than the comparator-input frequency, the n-type output driver is maintained ON most of the time, and both the n and p drivers OFF (3 state) the remainder of the time. If the signal- and comparator-input frequencies are the same, but the signal input lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. Subsequently, the capacitor voltage of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs are equal in both phase and frequency. At this stable point both p- and n-type output drivers remain OFF and thus the phase comparator output becomes an open circuit and holds the voltage on the capacitor of the low-pass filter constant.

CD4046A Types

ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ\text{C}$

Characteristic	Test Conditions		Limits			Units
			All Package Types			
	V_O Volts	V_{DD} Volts	Min.	Typ.	Max.	
VCO Section						
Operating Supply Voltage $V_{DD}-V_{SS}$	As fixed oscillator only		3	—	15	V
	Phase-lock-loop operation		5	—	15	
Operating Power Dissipation, P_D	$f_O = 10 \text{ kHz}$ $R_1 = 1 \text{ M}\Omega$ $R_2 = \infty$ $V_{COIN} = \frac{V_{DD}}{2}$	5 10 15	— 600 2400	— — —	— — —	μW
Maximum Operating Frequency, f_{max}	$R_1 = 10 \text{ k}\Omega$ $R_2 = \infty$ $V_{COIN} = V_{DD}$	5 10 15	0.25 0.6 —	0.5 1.2 1.5	— — —	MHz
Center Frequency (f_O) and Frequency Range, $f_{max}-f_{min}$	Programmable with external components R1, R2, and C1					
	<i>See Design Information</i>					
Linearity	$V_{COIN} = 2.5 \text{ V} \pm 0.3 \text{ V}, R_1 > 10 \text{ k}\Omega$ $= 5 \text{ V} \pm 2.5 \text{ V}, R_1 > 400 \text{ k}\Omega$ $= 7.5 \text{ V} \pm 5 \text{ V}, R_1 = 1 \text{ M}\Omega$	5 10 15	— — —	1 1 1	— — —	%
Temperature-Frequency Stability*: No Frequency Offset $f_{MIN} = 0$	$\%/\text{^oC} \propto \frac{1}{f \cdot V_{DD}}$ $R_2 = \infty$	5 10 15	— — —	0.12–0.24 0.04–0.08 0.015–0.03	— — —	
Frequency Offset $f_{MIN} \neq 0$	$\%/\text{^oC} \propto \frac{1}{f \cdot V_{DD}}$	5 10 15	— — —	0.06–0.12 0.05–0.1 0.03–0.06	— — —	%/ ^oC
Input Resistance of V_{COIN} (Term 9), R_I		5,10,15	—	1012	—	Ω
VCO Output Voltage (Term 4) Low Level, V_{OL}	Driving CMOS-Type Load (e.g. Term 3 Phase Comparator Input)	5,10,15	—	—	0.01	V
High Level, V_{OH}		5 10 15	4.99 9.99 14.99	— — —	— — —	
VCO Output Duty Cycle		5,10,15	—	50	—	%
VCO Output Transition Times, t_{THL}, t_{TLH}	V_O Volts	5 10 15	— — —	75 50 40	150 100 —	ns
VCO Output Drive Current: n-Channel (Sink), I_{DN}		0.5 0.5	5 10	0.43 1.3	0.86 2.6	— —
p-Channel (Source), I_{DP}		4.5 9.5	5 10	-0.3 -0.9	-0.6 -1.8	— —
Source-Follower Output (Demodulated Output): Offset Voltage ($V_{COIN}-V_{DEM}$)	$R_S > 10 \text{ k}\Omega$		5,10 15	— —	1.5 1.5	2.2 —
Linearity	$R_S > 50 \text{ k}\Omega$	$V_{COIN} = 2.5 \pm 0.3 \text{ V}$ $= 5 \pm 2.5 \text{ V}$ $= 7.5 \pm 5 \text{ V}$	5 10 15	— — —	0.1 0.6 0.8	— — —
Zener Diode Voltage (V_Z)	$I_Z = 50 \mu\text{A}$			4.5	5.2	6.1
Zener Dynamic Resistance, R_Z	$I_Z = 1 \text{ mA}$			—	100	—

* Positive coefficient.



Moreover the signal at the "phase pulses" output is a high level which can be used for indicating a locked condition. Thus, for phase comparator II, no phase difference exists between signal and comparator input over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used because both the p- and n-type output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator II. Fig. 4 shows typical waveforms for a CMOS PLL employing phase comparator II in a locked condition.

CD4046A Types





DESIGN INFORMATION

This information is a guide for approximating the values of external components for the CD4046A in a Phase-Locked-Loop system. The selected external components must be within the following ranges:

Characteristics	Phase Comparator Used	Design Information	
VCO Frequency	1	VCO WITHOUT OFFSET $R_2 = \infty$	VCO WITH OFFSET
For No Signal Input	2	Same as for No. 1	
Frequency Lock Range, $2f_L$	1	$2f_L = \text{full VCO frequency range}$	
	2	$2f_L = f_{\max} - f_{\min}$	
Frequency Capture Range, $2f_C$	1		(1), (2) $2f_C \approx \frac{1}{\pi} \sqrt{2\pi f_L}$
Loop Filter Component Selection	1		For $2f_C$, see Ref. (2)
Phase Angle Between Signal and Comparator	1	90° at center frequency (f_0) approximating 0° and 180° at ends of lock range ($2f_L$)	
	2	Always 0° in lock	



NOTE: To obtain approximate total power dissipation of PLL system for no-signal input
 $P_D (\text{Total}) = P_D (f_0) + P_D (f_{\min}) + P_D (R_S) - \text{Phase Comparator I}$
 $P_D (\text{Total}) = P_D (f_{\min}) - \text{Phase Comparator II}$



CD4046A Types**DESIGN INFORMATION (Cont'd):**

Characteristics	Phase Comparator Used	Design Information	
Locks On Harmonic of Center Frequency	1	Yes	
	2	No	
Signal Input Noise Rejection	1	High	
	2	Low	
VCO Component Selection	1	VCO WITHOUT OFFSET $R_2 = \infty$	VCO WITH OFFSET
		<ul style="list-style-type: none"> - Given: f_o - Use f_o with Fig.5a to determine R_1 and C_1 	<ul style="list-style-type: none"> - Given: f_o and f_L - Calculate f_{\min} from the equation $f_{\min} = f_o - f_L$ - Use f_{\min} with Fig.5b to determine R_2 and C_1 - Calculate $\frac{f_{\max}}{f_{\min}}$ from the equation $\frac{f_{\max}}{f_{\min}} = \frac{f_o + f_L}{f_o - f_L}$ - Use $\frac{f_{\max}}{f_{\min}}$ with Fig.5c to determine ratio R_2/R_1 to obtain R_1
	2	<ul style="list-style-type: none"> - Given: f_{\max} - Calculate f_o from the equation $f_o = \frac{f_{\max}}{2}$ - Use f_o with Fig.5a to determine R_1 and C_1 	<ul style="list-style-type: none"> - Given: f_{\min} & f_{\max} - Use f_{\min} with Fig.5b to determine R_2 and C_1 - Calculate $\frac{f_{\max}}{f_{\min}}$ - Use $\frac{f_{\max}}{f_{\min}}$ with Fig.5c to determine ratio R_2/R_1 to obtain R_1

For further information, see

- (1) F. Gardner, "Phase-Lock Techniques" John Wiley and Sons, New York, 1966
(2) G. S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.







Fig.7 — Typical lock range vs signal input amplitude.

Fig.8(a) and (b) — Typical VCO linearity vs R_1 and C_1 .

Dimensional Outlines

Dual-In-Line Welded-Seal Ceramic Packages



NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
 - Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
 - e_A applies in zone L_2 when unit installed.
 - a applies to spread leads prior to installation.
 - N is the maximum quantity of lead positions.
 - N_1 is the quantity of allowable missing leads.


(D) SUFFIX (JEDEC MO-001-AD)
14-Lead Dual-In-Line Welded-Seal
Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.160		3.05	4.06
A ₁	0.020	0.065		0.51	1.66
B	0.014	0.020		0.366	0.508
B ₁	0.050	0.085		1.27	1.66
C	0.008	0.012	1	0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.326		7.62	8.26
E ₁	0.240	0.260		6.10	6.60
e_1	0.100 TP		2	2.54 TP	
e_A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L ₂	0.000	0.030		0.000	0.76
a	0°	15°	4	0°	15°
N	14		5	14	
N ₁	0		6	0	
Q_1	0.050	0.085		1.27	2.15
S	0.065	0.090		1.66	2.28

(D) SUFFIX (JEDEC MO-001-AE)
16-Lead Dual-In-Line Welded-Seal
Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.160		3.05	4.06
A ₁	0.020	0.065		0.51	1.66
B	0.014	0.020		0.366	0.508
B ₁	0.035	0.065		0.89	1.66
C	0.008	0.012	1	0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E ₁	0.240	0.260		6.10	6.60
e_1	0.100 TP		2	2.54 TP	
e_A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L ₂	0.000	0.030		0.000	0.76
a	0°	15°	4	0°	15°
N	16		5	16	
N ₁	0		6	0	
Q_1	0.050	0.085		1.27	2.15
S	0.015	0.060		0.39	1.52

92SS-4411R2



NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.
- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
 - Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
 - e_A applies in zone L_2 when unit installed.
 - a applies to spread leads prior to installation.
 - N is the maximum quantity of lead positions.
 - N_1 is the quantity of allowable missing leads.

(D) SUFFIX (JEDEC MO-015-AG)
28-Lead Dual-In-Line Welded-Seal
Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.090	0.200		2.29	5.08
A ₁	0.020	0.070		0.51	1.78
B	0.015	0.020		0.381	0.508
B ₁	0.045	0.055		1.143	1.397
C	0.008	0.012	1	0.204	0.304
D	1.15	1.22		29.21	30.98
E	0.600	0.625		15.24	15.87
E ₁	0.480	0.520		12.20	13.20
e_1	0.100 TP		2	2.54 TP	
e_A	0.600 TP		2, 3	15.24 TP	
L	0.100	0.180		2.54	4.57
L ₂	0.000	0.030		0.00	0.76
a	0°	15°	4	0°	15°
N	24		5	24	
N ₁	0		6	0	
Q_1	0.020	0.080		0.51	2.03
S	0.020	0.060		0.51	1.52


(D) SUFFIX (JEDEC MO-015-AH)
28-Lead Dual-In-Line Welded-Seal
Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.090	0.200		2.29	5
A ₁	0	0.070	2	0	1.77
B	0.015	0.020		0.381	0.508
B ₁	0.015	0.055		0.39	1.39
C	0.008	0.012	1	0.204	0.304
D	1.380	1.420		35.06	36.06
E	0.600	0.625		15.24	15.87
E ₁	0.485	0.515		12.32	13.08
e_1	0.100 TP		2	2.54 TP	
e_A	0.600 TP		2, 3	15.24 TP	
L	0.100	0.200		2.8	5
L ₂	0	0.030		0	0.76
a	0°	15°	4	0°	15°
N	28		5	28	
N ₁	0		6	0	
Q_1	0.020	0.070		0.51	1.77
S	0.040	0.070		1.02	1.77

92CM-20250R2

TO-5 Style Package

(T) SUFFIX (JEDEC MO-006-AG)
12-Lead Metal Package



92CS-19774

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
a	0.230		2	5.84	TP
A ₁	0	0		0	0
A ₂	0.165	0.185		4.19	4.70
ϕ_B	0.016	0.019	3	0.407	0.482
ϕB_1	0	0		0	0
ϕB_2	0.016	0.021	3	0.407	0.533
ϕD	0.335	0.370		8.51	9.39
ϕD_1	0.306	0.335		7.75	8.60
F ₁	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L ₁	0.000	0.050	3	0.00	1.27
L ₂	0.250	0.500	3	6.4	12.7
L ₃	0.500	0.562	3	12.7	14.27
α	30° TP			30° TP	
N	12		6	12	
N ₁	1		5	1	

NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- ϕB applies between L₁ and L₂. ϕB_2 applies between seating plane and L₂. Diameter is uncontrolled in L₁ and beyond L₂.
- Measure from Max. ϕD .
- N_1 is the quantity of allowable missing leads.
- N is the maximum quantity of lead positions.


3875081 G E SOLID STATE

01E 13755 D

T-90-20

Dimensional Outlines (Cont'd)

DUAL-IN-LINE SIDE-BRAZED CERAMIC PACKAGES



(D) SUFFIX
18-Lead Dual-In-Line
Side-Brazed Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.890	0.915		22.606	23.241
C	—	0.200		—	5.080
D	0.015	0.021		0.381	0.533
F	0.054	REF.	1	1.371	REF.
G	0.100	BSC	1	2.54	BSC
H	0.035	0.065		0.889	1.651
J	0.008	0.012	3	0.203	0.304
K	0.125	0.150		3.175	3.810
L	0.290	0.310	2	7.366	7.874
M	0°	15°		0°	15°
P	0.025	0.045		0.635	1.143
N	18			18	

92CS-27231R1

(D) SUFFIX
22-Lead Dual-In-Line
Side-Brazed Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	1.065	1.100		27.05	27.94
C	0.085	0.145		2.16	3.68
D	0.017	0.023		0.43	0.58
F	0.040	REF.	1	1.02	REF.
G	0.100	BSC	1	2.54	BSC
H	0.030	0.070		0.76	1.78
J	0.008	0.012	3	0.20	0.30
K	0.125	0.175		3.18	4.45
L	0.380	0.420	2	9.65	10.67
M	—	7°		—	7°
P	0.025	0.060		0.64	1.27
N	22			22	

92CS-25186R2

(D) SUFFIX
24-Lead Dual-In-Line
Side-Brazed Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	1.180	1.220		29.98	30.98
C	0.085	0.145		2.16	3.68
D	0.015	0.023		0.39	0.58
F	0.040	REF.		1.02	REF.
G	0.100	BSC	1	2.54	BSC
H	0.030	0.070		0.77	1.77
J	0.008	0.012	3	0.21	0.30
K	0.125	0.175		3.18	4.44
L	0.580	0.620	2	14.74	15.74
M	—	7°		—	7°
P	0.025	0.050		0.64	1.27
N	24			24	

92CS-30986R1


(D) SUFFIX
40-Lead Dual-In-Line
Side-Brazed Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	1.980	2.020		50.30	51.30
C	0.095	0.155		2.43	3.93
D	0.017	0.023		0.43	0.56
F	0.050	REF.		1.27	REF.
G	0.100	BSC	1	2.54	BSC
H	0.030	0.070		0.76	1.78
J	0.008	0.012	3	0.20	0.30
K	0.125	0.175		3.18	4.45
L	0.580	0.620	2	14.74	15.74
M	—	7°		—	7°
P	0.025	0.060		0.64	1.27
N	40			40	

92CM-27029R2

Dual-In-Line Plastic and Frit-Seal Ceramic Packages

(E) SUFFIX (JEDEC MO-001-AN)
8-Lead Dual-In-Line Plastic
(Mini-DIP) Package



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A ₁	0.020	0.050		0.508	1.27
B	0.014	0.020		0.356	0.508
B ₁	0.035	0.065		0.889	1.65
C	0.008	0.012	1	0.203	0.304
D	0.370	0.400		9.40	10.16
E	0.300	0.326		7.62	8.25
E ₁	0.240	0.260		6.10	6.60
B ₁	0.100 TP		2	2.54 TP	
B _A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L ₂	0.000	0.030		0.000	0.762
a	0	15	4	0	15
N	8		5	8	
N ₁	0		6	0	
O ₁	0.040	0.075		1.02	1.90
S	0.015	0.060		0.381	1.52

92CS-24026R1

NOTES:


Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.

- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- ϵ_A applies in zone L₂ when unit installed.
- α applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N₁ is the quantity of allowable missing leads.

3875081 G E SOLID STATE

01E 13756 D

T-90-20

Dimensional Outlines (Cont'd)**Dual-In-Line Plastic and Frit-Seal Ceramic Packages (Cont'd)**

NOTES:

- Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.
 1. When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
 2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
 3. e_A applies in zone L₂ when unit installed.
 4. e applies to spread leads prior to installation.
 5. N is the maximum quantity of lead positions.
 6. N₁ is the quantity of allowable missing leads.

(E) and (F) SUFFIXES (JEDEC MO-001-AB)
16-Lead Dual-In-Line Plastic or
Frit-Seal Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.165	0.200		3.94	5.08
A ₁	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B ₁	0.050	0.065		1.27	1.65
C	0.008	0.012	1	0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E ₁	0.240	0.260		6.10	6.60
e ₁	0.100 TP		2	2.54 TP	
e _A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L ₂	0.000	0.030		0.000	0.78
a	0°	15°	4	0°	15°
N	14		5	14	
N ₁	0		6	0	
Q ₁	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296R3

(E) and (F) SUFFIXES (JEDEC MO-001-AC)
16-Lead Dual-In-Line Plastic or
Frit-Seal Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.165	0.200		3.94	5.08
A ₁	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B ₁	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E ₁	0.240	0.260		6.10	6.60
e ₁	0.100 TP		2	2.54 TP	
e _A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L ₂	0.000	0.030		0.000	0.78
a	0°	15°	4	0°	15°
N	18		5	18	
N ₁	0		6	0	
Q ₁	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-1596R4

(E) SUFFIXX
22-Lead Dual-In-Line
Plastic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A ₁	0.020	0.050		0.508	1.27
B	0.014	0.020		0.356	0.508
B ₁	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D	0.845	0.885		21.47	22.47
E ₁	0.240	0.260		6.10	6.60
e ₁	0.100 TP		2	2.54 TP	
e _A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L ₂	0	0.030		0	0.762
a	20°	15°	4	20°	15°
N	22		5	22	
N ₁	0		6	0	
Q ₁	0.055	0.085		1.40	2.15
S	0.015	0.060		0.381	1.27

92CS-30830

(E) and (F) SUFFIXES (JEDEC MO-015-AA)
24-Lead Dual-In-Line Plastic or
Frit-Seal Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.250		3.10	6.30
A ₁	0.020	0.070		0.51	1.77
B	0.016	0.020		0.407	0.508
B ₁	0.028	0.070		0.72	1.77
C	0.008	0.012	1	0.204	0.304
D	1.20	1.29		30.48	32.76
E	0.600	0.625		15.24	15.87
E ₁	0.515	0.580		13.09	14.73
e ₁	0.100 TP		2	2.54 TP	
e _A	0.600 TP		2, 3	15.24 TP	
L	0.100	0.200		2.54	5.00
L ₂	0.000	0.030		0.00	0.76
a	0°	15°	4	0°	15°
N	24		5	24	
N ₁	0		6	0	
Q ₁	0.040	0.075		1.02	1.90
S	0.040	0.100		1.02	2.54

92CS26938R2

(E) SUFFIXX
40-Lead Dual-In-Line
Plastic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.250		3.10	6.30
A ₁	0.020	0.070		0.51	1.77
B	0.016	0.020		0.407	0.508
B ₁	0.028	0.070		0.72	1.77
C	0.008	0.012	1	0.204	0.304
D	2.000	2.090		50.80	53.09
E ₁	0.515	0.580		13.09	14.73
e ₁	0.100 TP		2	2.54 TP	
e _A	0.600 TP		2, 3	15.24 TP	
L	0.100	0.200		2.54	5.00
L ₂	0.000	0.030		0.00	0.76
a	0°	15°	4	0°	15°
N	40		5	40	
N ₁	0		6	0	
Q ₁	0.065	0.095		1.66	2.41
S	0.040	0.100		1.02	2.54

92CS-30959


T-90-20

Dimensional Outlines (Cont'd)

Ceramic Flat Packs

(K) SUFFIX (JEDEC MO-004-AF)

14-Lead



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.008	0.100		0.21	2.54
B	0.015	0.019	1	0.381	0.482
C	0.003	0.006		0.077	0.152
e	0.050 TP		2	1.27 TP	
E	0.200	0.300		5.1	7.6
H	0.600	1.000		15.3	25.4
L	0.150	0.350		3.9	8.8
N	14		3		14
Q	0.005	0.050		0.13	1.27
S	0.000	0.050		0.00	1.27
Z	0.300		4	7.62	
Z ₁	0.400		4	10.16	

92SS-4300R3

NOTES:

- Refer to JEDEC Publication No. 95 for Rules for Dimensioning Peripheral Lead Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at maximum material condition.
- N is the maximum quantity of lead positions.
- Z and Z₁ determine a zone within which all body and lead irregularities lie.

(K) SUFFIX (JEDEC MO-004-AG)

16-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.008	0.100		0.21	2.54
B	0.015	0.019	1	0.381	0.482
C	0.003	0.006		0.077	0.152
e	0.050 TP		2	1.27 TP	
E	0.200	0.300		5.1	7.6
H	0.600	1.000		15.3	25.4
L	0.150	0.350		3.9	8.8
N	16		3	16	
Q	0.005	0.050		0.13	1.27
S	0.000	0.025		0.00	0.63
Z	0.300		4	7.62	
Z ₁	0.400		4	10.16	

92CS-1727IR3

(K) SUFFIX
24-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.075	0.120		1.91	3.04
B	0.018	0.022	1	0.458	0.558
C	0.004	0.007	1	0.102	0.177
e	0.050 TP		2	1.27 TP	
E	0.600	0.700		15.24	17.78
H	1.150	1.350		29.21	34.29
L	0.225	0.325		5.72	8.25
N	24		3	24	
Q	0.035	0.070		0.89	1.77
S	0.060	0.110	1	1.53	2.79
Z	0.700		4	17.78	
Z ₁	0.750		4	19.05	

92CS-1994R2

(K) SUFFIX
28-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.075	0.120		1.91	3.04
B	0.018	0.022	1	0.458	0.558
C	0.004	0.007	1	0.102	0.177
e	0.050 TP		2	1.27 TP	
E	0.600	0.700		15.24	17.78
H	1.150	1.350		29.21	34.29
L	0.225	0.325		5.72	8.25
N	28		3	28	
Q	0.035	0.070		0.89	1.77
S	0	0.060	1	0	1.53
Z	0.700		4	17.78	
Z ₁	0.750		4	19.05	

92CS-20972