

128K x 8 Static RAM

Features

- · High speed
 - -t_{AA} = 15, 20, 25ns
- $V_{CC} = 3.3V \pm 10\%$
- · Low active power
 - -432 mW (max.)
 - 288 mW (L version)
- Low CMOS standby power
 - -18 mW (max.)
 - -7.2 mW (L version)
- 2.0V Data Retention
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE₁, CE₂, and OE options

Functional Description


The CY7C109V33/CY7C1009V33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy

memory expansion is provided by an active LOW Chip Enable (CE₁), an active HIGH Chip Enable (CE₂), an active LOW Output Enable (OE), and three-state drivers. Writing to the device is accomplished by taking Chip Enable one (\overline{CE}_1) and Write Enable (WE) inputs LOW and Chip Enable two (CE2) input HIGH. Data on the eight I/O pins $(I/O_0 \text{ through } I/O_7)$ is then written into the location specified on the address pins (A₀ through A₁₆).

Reading from the device is accomplished by taking Chip Enable one (CE1) and Output Enable (OE) LOW while forcing Write Enable (WE) and Chip Enable two (CE2) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O₀ through I/O₇) are placed in a high-impedance state when the device is deselected (CE₁ HIGH or CE₂ LOW), the outputs are disabled (OE HIGH), or during a write operation (CE₁ LOW, CE₂ HIGH, and WE LOW).

The CY7C109V33 is available in standard 32-pin, 400-mil-wide SOJ package. The CY7C1009V33 is available in a 32-pin, 300-mil-wide SOJ package. The CY7C1009V33 and CY7C109V33 are functionally equivalent in all other respects.



Selection Guide

		7C109V33-15 7C1009V33-15		7C109V33-25 7C1009V33-25
Maximum Access Time (ns)	12	15	20	20
Maximum Operating Current (mA)	130	120	110	110
Maximum Operating Current (mA) Low Power Version	90	80	70	70
Maximum CMOS Standby Current (mA) Standard	5	5	5	5
Maximum CMOS Standby Current (mA) Low Power Version	2	2	2	2
Shaded areas contain preliminary information.				



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied –55°C to +125°C Supply Voltage on V_{CC} to Relative $GND^{[1]}$ –0.5V to +7.0V DC Voltage Applied to Outputs in High Z State $^{[1]}$ -0.5V to V CC +0.5V

DC Input Voltage ^[1]	-0.5V to V _{CC} +0.5V
Current into Outputs (LOW)	20 mA

Operating Range

Range	Ambient Temperature ^[2]	v _{cc}	
Commercial	0°C to +70°C	$3.3V \pm 300 \text{mV}$	

Electrical Characteristics Over the Operating Range

				7C109V33-12 7C1009V33-12		7C100 7C109		
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[1]			-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$\begin{aligned} &GND \leq V_I \leq V_{CC}, \\ &Output\ Disabled \end{aligned}$		- 5	+5	-5	+5	μΑ
I _{CC}	V _{CC} Operating	V _{CC} = Max.,			130		120	mA
	Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	L		90		80	
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}}_1 \geq \text{V}_{\text{IH}} \\ &\text{or CE}_2 \leq \text{V}_{\text{IL}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$			25		20	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,			5		5	mA
	Power-Down Current —CMOS Inputs	$\overline{CE}_1 \ge V_{CC} - 0.3V$, or $CE_2 \le 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, f=0	L		2		2	

Shaded areas contain preliminary information.

Notes:

^{1.} V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns. 2. T_A is the case temperature.



Electrical Characteristics Over the Operating Range (continued)


					7C1009V33-20 7C109V33-20		9V33-25 9V33-25	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[1]			-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$		- 5	+5	-5	+5	μΑ
I _{CC}	V _{CC} Operating	V _{CC} = Max.,			110		110	mA
	Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	L		70		70	
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. } V_{\text{CC}}, \overline{\text{CE}}_1 \geq V_{\text{IH}} \\ &\text{or } \text{CE}_2 \leq V_{\text{IL}}, \\ &V_{\text{IN}} \geq V_{\text{IH}} \text{ or } \\ &V_{\text{IN}} \leq V_{\text{IL}}, f = f_{\text{MAX}} \end{aligned}$			20		20	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,			5		5	mA
	Power-Down Current —CMOS Inputs	$\overline{CE}_1 \ge V_{CC} - 0.3V$, or $CE_2 \le 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, f=0	L		2		2	

Capacitance^[3]

Parameter Description		Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$	8	pF

Note:

AC Test Loads and Waveforms



^{3.} Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics^[4] Over the Operating Range

		7C1009V33-12 7C109V33-12		7C1009V33-15 7C109V33-15		7C1009V33-20 7C109V33-20		7C1009V33-25 7C109V33-25		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE									
t _{RC}	Read Cycle Time	12		15		20		20		ns
t _{AA}	Address to Data Valid		12		15		20		20	ns
t _{OHA}	Data Hold from Address Change	3		3		3		3		ns
t _{ACE}	CE ₁ LOW to Data Valid, CE ₂ HIGH to Data Valid		12		15		20		20	ns
t _{DOE}	OE LOW to Data Valid		6		7		8		8	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		6		7		8		8	ns
t _{LZCE}	CE ₁ LOW to Low Z, CE ₂ HIGH to Low Z ^[6]	3		3		3		3		ns
t _{HZCE}	$\overline{\text{CE}}_1$ HIGH to High Z, CE_2 LOW to High $Z^{[5,6]}$		6		7		8		8	ns
t _{PU}	CE ₁ LOW to Power-Up, CE ₂ HIGH to Power-Up	0		0		0		0		ns
t _{PD}	CE ₁ HIGH to Power-Down, CE ₂ LOW to Power-Down		12		15		20		20	ns
WRITE CY	CLE ^[7,8]									
t _{WC}	Write Cycle Time	12		15		20		20		ns
t _{SCE}	CE ₁ LOW to Write End, CE ₂ HIGH to Write End	10		12		15		15		ns
t _{AW}	Address Set-Up to Write End	10		12		15		15		ns
t _{HA}	Address Hold from Write End	0		0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		0		ns
t _{PWE}	WE Pulse Width	10		12		15		15		ns
t _{SD}	Data Set-Up to Write End	7		8		10		10		ns
t _{HD}	Data Hold from Write End	0		0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		3		3		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		6		7		8		8	ns

Shaded areas contain preliminary information.

Data Retention Characteristics Over the Operating Range (L Version Only)


Parameter	Description	Min.	Max	Unit	
V _{DR}	V _{CC} for Data Retention	No input may exceed V _{CC} + 0.5V	2.0		V
I _{CCDR}	Data Retention Current	$\frac{V_{CC}}{CE_1} = V_{DR} = 2.0V,$ $\frac{CE_1}{CE_1} \ge V_{CC} - 0.3V \text{ or } CE_2 \le 0.3V,$		200	μΑ
t _{CDR}	Chip Deselect to Data Retention Time	$V_{\text{IN}} \ge V_{\text{CC}} - 0.3V \text{ or } V_{\text{IN}} \le 0.3V$	0		ns
t _R	Operation Recovery Time		t _{RC}		ns

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance. I_{HZOE} , the specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured \pm 500 mV from steady-state voltage. At any given temperature and voltage condition, I_{HZOE} is less than I_{LZOE} is less than I_{LZOE} is less than I_{LZOE} for any given device. The internal write time of the memory is defined by the overlap of CE_1 LOW, CE_2 HIGH, and WE LOW. CE_1 and WE must be LOW and CE_2 HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates
- The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .




Switching Waveforms


Read Cycle No. 1^[9, 10]



Read Cycle No. 2 (OE Controlled)[10, 11]



Write Cycle No. 1 ($\overline{\text{CE}}_1$ or CE_2 Controlled) $^{[12,\ 13]}$



Notes:


- 9. Device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$.

- Device is Continuously selected. OE, OE₁ = V_{IL}, OE₂ = V_{IH}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE₁ transition LOW and CE₂ transition HIGH.
 Data I/O is high impedance if OE = V_{IH}.
 If CE₁ goes HIGH or CE₂ goes LOW simultaneously with WE going HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)

Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[12, 13]



Write Cycle No. 3 (WE Controlled, OE LOW)[13]



Note:

14. During this period the I/Os are in the output state and input signals should not be applied.



Truth Table

CE ₁	CE ₂	OE	WE	I/O ₀ –I/O ₇	Mode	Power
Н	Х	Х	Х	High Z	Power-Down	Standby (I _{SB})
Х	L	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	Н	L	Н	Data Out	Read	Active (I _{CC})
L	Н	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range	
12	CY7C109V33-12VC	V33	32-Lead (400-Mil) Molded SOJ	Commercial	
	CY7C1009V33-12VC	V32	32-Lead (300-Mil) Molded SOJ		
	CY7C1009V33L-12VC	V32	32-Lead (300-Mil) Molded SOJ		
	CY7C109V33-12ZC	Z32	32-Lead TSOP Type I		
15	CY7C109V33-15VC	V33	32-Lead (400-Mil) Molded SOJ	Commercial	
	CY7C1009V33-15VC	V32	32-Lead (300-Mil) Molded SOJ		
	CY7C1009V33L-15VC	V32	32-Lead (300-Mil) Molded SOJ		
	CY7C109V33-15ZC	Z32	32-Lead TSOP Type I		
20	CY7C109V33-20VC	V33	32-Lead (400-Mil) Molded SOJ	Commercial	
	CY7C109V33-20ZC	Z32	32-Lead TSOP Type I		
	CY7C109V33L-20VC	V33	32-Lead (400-Mil) Molded SOJ		
	CY7C109V33L-20ZC	Z32	32-Lead TSOP Type I		
	CY7C1009V33-20VC	V32	32-Lead (300-Mil) Molded SOJ		
	CY7C1009V33L-20VC	V32	32-Lead (300-Mil) Molded SOJ		
25	CY7C109V33-25VC	V33	32-Lead (400-Mil) Molded SOJ	Commercial	
	CY7C109V33L-25VC	V33	32-Lead (400-Mil) Molded SOJ		
	CY7C109V33L-25ZC	Z32	32-Lead TSOP Type I		
	CY7C1009V33L-25VC	V32	32-Lead (300-Mil) Molded SOJ		
	CY7C1009V33-25VC	V32	32-Lead (300-Mil) Molded SOJ		


Shaded areas contain preliminary information.

Document #: 38-00635-A




Package Diagrams


32-Lead (300-Mil) Molded SOJ V32




D[MENSIONS IN INCHES MIN. MAX.

LEAD COPLANARITY 0.004 MAX.





32-Lead (400-Mil) Molded SOJ V33





Package Diagrams (continued)

32-Lead Thin Small Outline Package Z32

