

## 3-Mbit (128K X 24) Static RAM

### Features

- **High speed**
  - $t_{AA} = 8 \text{ ns}$
- **Low active power**
  - $I_{CC} = 185 \text{ mA @ } 8 \text{ ns}$
- **Low CMOS standby power**
  - $I_{SB2} = 25 \text{ mA}$
- **Operating voltages of  $3.3 \pm 0.3\text{V}$**
- **2.0V data retention**
- **Automatic power-down when deselected**
- **TTL-compatible inputs and outputs**
- **Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{CE}_3$  features**
- **Available in Pb-Free Standard 119-ball PBGA**


### Functional Description

The CY7C1024DV33 is a high-performance CMOS static RAM organized as 128K words by 24 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

To write to the device, enable the chip ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH and  $CE_3$  LOW) while forcing the Write Enable (WE) input LOW.

To read from the device, enable the chip by taking  $\overline{CE}_1$  LOW  $CE_2$  HIGH and  $CE_3$  LOW while forcing the Output Enable (OE) LOW and the Write Enable (WE) HIGH. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The 24 I/O pins ( $I/O_0$ – $I/O_{23}$ ) are placed in a high-impedance state when all the chip selects are HIGH or when the output enable (OE) is HIGH during a READ mode. For further details, refer to the truth table of this data sheet.



### Selection Guide

	<b>-8</b>	<b>Unit</b>
Maximum Access Time	8	ns
Maximum Operating Current	185	mA
Maximum CMOS Standby Current	25	mA

**Pin Configurations<sup>[1]</sup>**
**119 PBGA  
 Top View**

	1	2	3	4	5	6	7
<b>A</b>	NC	A	A	A	A	A	NC
<b>B</b>	NC	A	A	$\overline{CE}_1$	A	A	NC
<b>C</b>	I/O <sub>12</sub>	NC	CE <sub>2</sub>	NC	$\overline{CE}_3$	NC	I/O <sub>0</sub>
<b>D</b>	I/O <sub>13</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>1</sub>
<b>E</b>	I/O <sub>14</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>2</sub>
<b>F</b>	I/O <sub>15</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>3</sub>
<b>G</b>	I/O <sub>16</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>4</sub>
<b>H</b>	I/O <sub>17</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>5</sub>
<b>J</b>	NC	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	NC
<b>K</b>	I/O <sub>18</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>6</sub>
<b>L</b>	I/O <sub>19</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>7</sub>
<b>M</b>	I/O <sub>20</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>8</sub>
<b>N</b>	I/O <sub>21</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>9</sub>
<b>P</b>	I/O <sub>22</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>10</sub>
<b>R</b>	I/O <sub>23</sub>	NC	NC	NC	NC	NC	I/O <sub>11</sub>
<b>T</b>	NC	A	A	$\overline{WE}$	A	A	NC
<b>U</b>	NC	A	A	$\overline{OE}$	A	A	NC

**Note:**

1. NC pins are not connected on the die

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature with Power Applied ..... -55°C to +125°C  
 Supply Voltage on V<sub>CC</sub> Relative to GND<sup>[2]</sup> .... -0.5V to +4.6V  
 DC Voltage Applied to Outputs in High-Z State<sup>[2]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V  
 DC Input Voltage<sup>[2]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

Current into Outputs (LOW)..... 20 mA  
 Static Discharge Voltage..... >2001V (per MIL-STD-883, Method 3015)  
 Latch-up Current..... >200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	3.3V ± 0.3V

**DC Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions <sup>[7]</sup>	-8		Unit
			Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> <sup>[2]</sup>	Input LOW Voltage		-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled	-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., f = f <sub>MAX</sub> = 1/t <sub>RC</sub> I <sub>OUT</sub> = 0 mA CMOS levels		185	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{IH}$ V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>		30	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	Max. V <sub>CC</sub> , $\overline{CE} \geq V_{CC} - 0.3V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V, or V <sub>IN</sub> ≤ 0.3V, f = 0		25	mA


**Capacitance<sup>[3]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 3.3V	8	pF
C <sub>OUT</sub>	I/O Capacitance		10	pF

**Thermal Resistance<sup>[3]</sup>**

Parameter	Description	Test Conditions	PBGA	Unit
θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, four-layer printed circuit board	TBD	°C/W
θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		TBD	°C/W

**AC Test Loads and Waveforms<sup>[4]</sup>**



**Notes:**

- V<sub>IL</sub> (min.) = -2.0V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 2V for pulse durations of less than 20 ns.
- Tested initially and after any design or process changes that may affect these parameters.
- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). 100 μs (t<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.

**AC Switching Characteristics** Over the Operating Range <sup>[5]</sup>

Parameter	Description	-8		Unit
		Min.	Max.	
<b>Read Cycle</b>				
$t_{power}^{[6]}$	$V_{CC}$ (typical) to the first access	100		$\mu s$
$t_{RC}$	Read Cycle Time	8		ns
$t_{AA}$	Address to Data Valid		8	ns
$t_{OHA}$	Data Hold from Address Change	3		ns
$t_{ACE}$	$\overline{CE}$ active LOW to Data Valid <sup>[7]</sup>		8	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		5	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low-Z <sup>[8]</sup>	1		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High-Z <sup>[8]</sup>		5	ns
$t_{LZCE}$	$\overline{CE}$ active LOW to Low-Z <sup>[7, 8]</sup>	3		ns
$t_{HZCE}$	$\overline{CE}$ deselect HIGH to High-Z <sup>[7, 8]</sup>		5	ns
$t_{PU}$	$\overline{CE}$ active LOW to Power-up <sup>[7, 9]</sup>	0		ns
$t_{PD}$	$\overline{CE}$ deselect HIGH to Power-down <sup>[7, 9]</sup>		8	ns
<b>Write Cycle<sup>[10, 11]</sup></b>				
$t_{WC}$	Write Cycle Time	8		ns
$t_{SCE}$	$\overline{CE}$ active LOW to Write End <sup>[7]</sup>	6		ns
$t_{AW}$	Address Set-up to Write End	6		ns
$t_{HA}$	Address Hold from Write End	0		ns
$t_{SA}$	Address Set-up to Write Start	0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	6		ns
$t_{SD}$	Data Set-up to Write End	5		ns
$t_{HD}$	Data Hold from Write End	0		ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low-Z <sup>[8]</sup>	3		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High-Z <sup>[8]</sup>		5	ns


**Notes:**

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. Test conditions for the read cycle use output loading as shown in part a) of the AC test loads, unless specified otherwise.
- $t_{power}$  gives the minimum amount of time that the power supply should be at typical  $V_{CC}$  values until the first memory access is performed.
- $\overline{CE}$  refers to a combination of  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ .  $\overline{CE}$  is active LOW when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW.  $\overline{CE}$  is deselect HIGH when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.
- $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZWE}$ , and  $t_{LZOE}$ ,  $t_{LZCE}$ ,  $t_{LZWE}$ , are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 200$  mV from steady-state voltage.
- These parameters are guaranteed by design and are not tested.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$  and  $\overline{CE}_2$  and  $\overline{CE}_3$  LOW and  $\overline{WE}$  LOW. The chip enables must be active and  $\overline{WE}$  must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle No. 3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .

**Data Retention Characteristics** (Over the Operating Range)


Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2			V
$I_{CCDR}$	Data Retention Current	$V_{CC} = 2V, CE_1 \geq V_{CC} - 0.2V,$ $CE_2 \leq 0.2V, V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$			25	mA
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time		0			ns
$t_R^{[12]}$	Operation Recovery Time		$t_{RC}$			ns

**Data Retention Waveform**




**Switching Waveforms**

**Read Cycle No. 1**<sup>[13, 15]</sup>



**Read Cycle No. 2 (OE Controlled)**<sup>[14, 15, 16]</sup>




**Notes:**


- 12. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \geq 50 \mu s$  or stable at  $V_{CC(min.)} \geq 50 \mu s$
- 13. Device is continuously selected.  $OE, CE = V_{IL}$ .
- 14.  $\overline{CE}$  refers to a combination of  $\overline{CE}_1, CE_2,$  and  $\overline{CE}_3$ .  $\overline{CE}$  is active LOW when  $\overline{CE}_1$  LOW and  $CE_2$  HIGH and  $\overline{CE}_3$  LOW.
- 15.  $WE$  is HIGH for read cycle.
- 16. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

Switching Waveforms (continued)


Write Cycle No. 1 ( $\overline{CE}$  Controlled)<sup>[14, 17, 18]</sup>



Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[14, 17, 18]</sup>



Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[14, 18]</sup>



Notes:


- 17. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
- 19. During this period the I/Os are in the output state and input signals should not be applied.

**Truth Table**

$\overline{CE}_1$	$\overline{CE}_2$	$\overline{CE}_3$	$\overline{OE}$	$\overline{WE}$	I/O <sub>0</sub> -I/O <sub>23</sub>	Mode	Power
H	X	X	X	X	High-Z	Power-down	Standby (I <sub>SB</sub> )
X	L	X	X	X	High-Z	Power-down	Standby (I <sub>SB</sub> )
X	X	H	X	X	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	H	L	L	H	Full Data Out	Read	Active (I <sub>CC</sub> )
L	H	L	X	L	Full Data In	Write	Active (I <sub>CC</sub> )
L	H	L	H	H	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1024DV33-8BGXC	51-85115	119-ball Plastic Ball Grid Array (14 x 22 x 2.4 mm) (Pb-free)	Commercial

**Package Diagram**


All product and company names mentioned in this document may be the trademarks of their respective holders.

**Document History Page**

Document Title: CY7C1024DV33 3-Mbit (128K X 24) Static RAM				
Document Number: 001-08353				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	469517	See ECN	NXR	New Data Sheet
*A	499604	See ECN	NXR	Added note# 1 for NC pins Changed I <sub>CC</sub> spec from 150 mA to 185 mA Updated Test Condition for I <sub>CC</sub> in DC Electrical Characteristics table Added note for t <sub>ACE</sub> , t <sub>LZCE</sub> , t <sub>HZCE</sub> , t <sub>PU</sub> , t <sub>PD</sub> , t <sub>SCE</sub> in AC Switching Characteristics Table on page# 4