

STK14C68 CMOS nvSRAM High Performance 8K x 8 Nonvolatile Static RAM

PRELIMINARY


FEATURES

- 25, 30, 35 and 45ns Access Times
- · 12, 15, 20 and 25ns Output Enable Access
- Unlimited Read and Write to SRAM
- Hardware STORE initiation
- · Automatic STORE Timing
- 10⁴ or 10⁵ STORE cycles to EEPROM
- 10 year data retention in EEPROM
- · Automatic RECALL on Power Up
- · Hardware RECALL Initiation
- Unlimited RECALL cycles from EEPROM
- Single 5V±10% Operation
- Commercial and Industrial Temperatures
- Available in multiple standard packages
- Chip Select and Chip Enable Pins

DESCRIPTION

The Simtek STK14C68 is a fast static RAM (25, 30, 35, and 45ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data may easily be transferred from the SRAM to the EEPROM (STORE), or from the EEPROM to the SRAM (RECALL) using the NE pin. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK14C68 features industry standard pinout for nonvolatile RAMs in a 28-pin 300 mil plastic or ceramic DIP, and 28-pin SOIC.



PIN CONFIGURATIONS

ÆΕ	,	24 D	Vcc
A12	2	27	w
A,C	3	26 J	S
	4	25	A.
A 5 C	6	郑	A.
A ₄ C	•	23	A11
A ₃ C	7	22	₫
۸,۵		21	A 10
A,U		×	Ē
A . [18	19	DQ 7
₩.□	11	10	DQ:
		17	DO s
10° 00	13	10	DQ 4
Vas C		15	DQ:
(
2	8 - 350	SO	C
	8 - 300		
	8 - 300		

PIN NAMES

A ₀ - A ₁₂	Address Inputs
₩	Write Enable
DQ ₀ - DQ ₇	Data In/Out
Ē	Chip Enable
Ğ	Output Enable
NĒ	Nonvolatile Enable
S	Chip Select
V _{CC}	Power (+5V)
V _{SS}	Ground

ABSOLUTE MAXIMUM RATINGS^a

(One output at a time, one second duration)

 Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)$

		COMM	ERCIAL	INDUS	TRIAL		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
lcc ₁ b	Average V _{CC} Current		85		95	mA	t _{AVAV} = 25ns
			80		85	mA .	t _{AVAV} = 30ns
			75		80	mA	t _{AVAV} = 35ns
			65		75	mA .	t _{AVAV} = 45ns
lcc2q	Average V _{CC} Current		50		50	mA	$E \ge (V_{CC} - 0.2V) \text{ or } S \le (V_{SS} + 0.2V)$
	during STORE cycle						all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I _{SB1} °	Average V _{CC} Current		30		34	mA	t _{AVAV} = 25ns
•	(Standby, Cycling TTL input Levels)		27		30	mA	t _{AVAV} = 30ns
			23		27	mA	t _{AVAV} = 35ns
			20		23	mA	t _{AVAV} = 45ns
							$\overline{E} \ge V_{IH}$ or S < V_{IL} ; all others cycling
I _{SB2} ¢	Average V _{CC} Current		1	- "	1	mA	$E \ge (V_{CC} - 0.2V) \text{ or } S \le (V_{SS} + 0.2V)$
•	(Standby, Stable CMOS Input Levels)					1	all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
litk	Input Leakage Current (Any Input)		±1		±1	μА	V _{CC} = max
			:				$V_{IN} = V_{SS}$ to V_{CC}
lolk	Off State Output Leakage Current		±5		±5	μА	V _{CC} = max
						1	$V_{IN} = V_{SS}$ to V_{CC}
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} +.5	2.2	V _{CC} +.5	٧	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.8	٧	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		٧	l _{OUT} = - 4mA
V _{OL}	Output Logic "0" Voltage		0.4		0.4	٧	I _{OUT} = 8mA
TA	Operating Temperature	0	70	-40	85	လူ	

Note b: Icc, is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing E ≥ V_{IH} or S ≤ V_{IL} will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: ICC. is the average current required for the duration of the store cycle (ISTORE) after the sequence (twc) that initiates the cycle.

AC TEST CONDITIONS

Input Pulse Levels	İ
Input Rise and Fall Times	ı
Input and Output Timing Reference Levels1.5V	ı
Input and Output Timing Reference Levels	l

CAPACITANCE (T_A=25°C, f=1.0MHz)^e

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	5	pF	ΔV = 0 to 3V
Cour	Output Capacitance	7	pF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

STK14C68

READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBOLS			STK14	C68-25	STK14	C68-30	STK14	C68-35	STK14C68-45		
NO. #1, #2		Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t _{ELOV} , t _{SHOV}	t _{ACS}	Chip Enable Access Time	•	25		30		35		45	ns
2	tavave ^g	† _{RC}	Read Cycle Time	25		30		35		45		ns
3	t _{AVQV} h	taa	Address Access Time	Address Access Time 25 30 35		45	ns					
4	1 _{GLOV}	toE	Output Enable to Data Valid		12		15		20		25	ns
5	taxox	t _{OH}	Output Hold After Address Change	5		5		5		5		ns
6	telox, tshox	tLZ	Chip Enable to Output Active	5		5		5		5		ns
7	t _{EHOZ} I, t _{SLOZ} i	tHZ	Chip Disable to Output Inactive		13		15		17		20	ns
8	t _{GLOX}	toLZ	Output Enable to Output Active	0		0		0		0		ns
9	t _{GHQZ} I	tonz	Output Disable to Output Inactive		13		15		17		20	ns
10	[†] ELICCH [®] • [†] SHICCH [®]	tpA	Chip Enable to Power Active	0		0		0		O		ns
11	tehiccic.e, tsuccic.e	tps	Chip Disable to Power Standby		25		25		25		25	ns
11A	twhov	twn	Write Recovery Time		30		35		45		55	ns

Note c: Bringing E high or S low will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.


Note e: Parameter guaranteed but not tested. Note f: NE must be high during entire cycle.

Note g: For READ CYCLE #1 and #2, W and NE must be high for entire cycle.


Note h: Device is continuously selected with E low, S high, and G low.

Note i: Measured ± 200mV from steady state output voltage.

READ CYCLE #1 f,g,h



READ CYCLE #2 f,g



STK14C68 -

WRITE CYCLES #1 & #2; G high (this table is effective 3/31/94)

 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBOLS			PARAMETER	STK14	C68-25	STK14	C68-30	STK14	C68-35	STK14	C68-45	
NO.	#1	#2	Alt.	PAHAMEIEK	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t _{AVAVW}	[†] AVAVW, [†] WLSL	1 _{WC}	Write Cycle Time	25		30		35		45		ns
13	twwh	twieh, twist.	t _{WP}	Write Pulse Width	20		25		30		35		ns
14	t _{ELWH}	t _{ELEH,} t _{SHSL}	tow	Chip Enable to End of Write	20		25		30		35		ns
15	† _{DVWH}	^t DVEH, ^t DVSL	1 _{DW}	Data Set-up to End of Write	12		15		18		20		ns
16	twnox	t _{EHDX} , t _{SLDX}	t _{DH}	Data Hold After End of Write	0		0		0		0		ns
17	tavwa	taveh, tavsl	t _{AW}	Address Set-up to End of Write	20		25		30		35		ns
18	tavwl	tavel, tavsh	1 _{AS}	Address Set-up to Start of Write	0		0		0		0		ns
19	twhax	tehax, tslax	twR	Address Hold After End of Write	0		0		0		0		ns

WRITE CYCLES #1 & #2; G low

	S	SYMBOLS			STK14	C68-25	STK14	C68-30	STK14	C68-35	STK140	C68-45	
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	МАХ	MIN	MAX	UNITS
12	tavavw	tavavw	twc	Write Cycle Time	45		45		45		45		ns
13	tww	[†] WLEH, [†] WLSL	twe	Write Pulse Width	35		35		35		35		ns
14	teLWH	[†] ELEH, [†] SHSL	1 _{CW}	Chip Enable to End of Write	35		35		35		35		ns
15	t _{DVWH}	t _{DVEH,} t _{DVSL}	t _{DW}	Data Set-up to End of Write	30		30		30		30		ns
16	twHDX	t _{EHDX} , t _{SLDX}	t _{DH}	Data Hold After End of Write	0		0		0		0		ns
17	tavwii	TAVEH, TAVSL	t _{AW}	Address Set-up to End of Write	35		35		35		35		ns
18	tavwi	TAVEL TAVSH	IAS	Address Set-up to Start of Write	0		0		0		0		пв
19	twhax	tehax, tslax	twe	Address Hold After End of Write	0		0		0		0		ns
20	tw.cozi,m		twz	Write Enable to Output Disable		35		35	<u> </u>	35		35	ns
21	twnox		tow	Output Active After End of Write	5		5		5		5		ns


Note f: \overline{NE} must be $\ge V_{\parallel H}$ during entire cycle.

Note i: Measured ± 200 mV from steady state output voltage.


Note K: \overline{E} or \overline{W} must be $\geq V_{IH}$ during address transitions.

Note m: If W is low when \bar{E} goes low, the outputs remain in the high impedance state.

WRITE CYCLE #1: W CONTROLLEDf,k



WRITE CYCLE #2: E CONTROLLED^{f,k}



NONVOLATILE MEMORY OPERATION

MODE SELECTION

S	Ē	W	Ğ	NE	MODE	POWER
L	Х	Х	Х	X	Not Selected	Standby
Н	Н	х	х	х	Not Selected	Standby
Н	L	Н	L	Н	Read RAM	Active
Н	L	Ļ	Х	Н	Write RAM	Active
Н	L	Н	L	L	Nonvolatile RECALL ⁿ	Active
Н	L	L	Н	L,	Nonvolatile STORE	lcc ₂
Н	L	L	L	L	No operation	Active
н	L	Н	Н	x		

STORE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

		SYMBOLS		PARAMETER			
NO.	#1	#2	Alt	PAHAMEIEH	MIN	MAX	UNITS
22	tw.cox ^p	t _{ELOXS} , t _{SHOXS}	t _{STORE}	STORE Cycle Time		10	ms
23	twunnq	[†] ЕLNHS ^{, †} ЗНИНЗ	twc	STORE Initiation Cycle Time	25		ns
24	tgHNL			Output Disable Set-up to NE Fall	5		ns
25		tgheL tghsh		Output Disable Set-up to E Fall	5		ns
26	t _{NLWL}	[†] NLEL ⁾ [†] NLSH		NE Set-up	5		ns
27	t _{ELWL} , t _{SHWL}			Chip Enable Set-up	5		ns
28		WLEL: WLSH		Write Enable Set-up	5		ns


Note n: An automatic RECALL also takes place at power up, starting when V_{CC} exceeds 4.1V, and taking t_{RECALL} from the time at which V_{CC} exceeds 4.5V. V_{CC} must not drop below 4.1V once it has exceeded it for the RECALL to function properly.

Note o: If E is low and S is high for any period of time in which W is high while G and NE are low, then a RECALL cycle may be initiated.


Note p: Measured with W and NE both returned high, and G returned low. Note that STORE cycles are Inhibited/aborted by VCC < 4.1V (STORE Inhibit).

Note q: Once two has been satisfied by NE, G, W, S and E, the STORE cycle is completed automatically. Any of NE, G, W, S or E may be used to terminate the STORE initiation cycle.

STORE CYCLE #1: W CONTROLLED°



STORE CYCLE #2: E or S CONTROLLED°



STK14C68

RECALL CYCLES #1, #2 & #3

 $(V_{CC} = 5.0V \pm 10\%)$


		SYMBOLS					UNITS
NO.	#1	#2	#3	PARAMETER	MIN	MAX	UNIIS
29	t _{NLOX} r	t _{ELOXR} , t _{SHOXR}	t _{GLOXR}	RECALL Cycle Time		20	μ8
30	[†] NLNH ⁶	telnhr: tshnhr	¹ GLNH	RECALL Initiation Cycle Time	25		ns
31		t _{NLEL} , t _{NLSH}	† _{NLGL}	NE Set-up	0		ns
32	t _{GLNL}	t _{GLEL} , t _{GLSH}		Output Enable Set-up	0		ns
33	twinL	twher twhish	t _{WHGL}	Write Enable Set-up	0		ns
34	telni: tshnl		t _{ELGL} , t _{SHGL}	Chip Enable Set-up	0		ns
35	t _{NLOZ}					25	ns

Note r: Measured with S, \overline{W} and \overline{NE} high, and \overline{G} and \overline{E} low.


Note s: Once t_{NLNH} has been satisfied by NE, G, W, S and E, the *RECALL* cycle is completed automatically. Any of NE, G, S or E may be used to terminate the *RECALL* initiation cycle.

Note t: If W is low at any point in which both E and NE are low and G and S are high, then a STORE cycle will be initiated instead of a RECALL.


RECALL CYCLE #1: NE CONTROLLED°



RECALL CYCLE #2: E, S CONTROLLEDO



RECALL CYCLE #3: G CONTROLLEDO,t



STK14C68 _

DEVICE OPERATION

The STK14C68 has two modes of operation: SRAM mode and nonvolatile mode, determined by the state of the NE pin. When in SRAM mode, the memory operates as an ordinary static RAM. While in nonvolatile mode, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM.

SRAM READ

The STK14C68 performs a READ cycle whenever \overline{E} and \overline{G} are LOW and S, \overline{NE} and \overline{W} are HIGH. The address specified on pins A_{0-12} determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ CYCLE #1). If the READ is initiated by S, \overline{E} or \overline{G} , the outputs will be valid at t_{SHQV} , t_{ELQV} or t_{GLQV} whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought HIGH or S, \overline{W} or \overline{NE} is brought LOW.

SRAM WRITE

A write cycle is performed whenever \overline{E} and \overline{W} are LOW and \overline{NE} and S are HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} go HIGH or S goes LOW at the end of the cycle. The data on pins DQ_{0-7} will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} (t_{DVSL}) before the end of an \overline{E} (S) controlled WRITE.

It is recommended that \overline{G} be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left LOW, internal circuitry will turn off the output buffers t_{WLOZ} after \overline{W} goes LOW.

NONVOLATILE STORE

A STORE cycle is performed when $\overline{\text{NE}}$, $\overline{\text{E}}$ and $\overline{\text{W}}$ are LOW and $\overline{\text{G}}$ and S are HIGH. While any sequence to achieve this state will initiate a STORE, only $\overline{\text{W}}$ initiation (STORE CYCLE #1) and $\overline{\text{E}}$ (or S) initiation (STORE CYCLE #2) are practical without risking an unintentional SRAM WRITE that would disturb SRAM data. During a STORE cycle, previous nonvolatile data is erased and the SRAM contents are then programmed into nonvolatile elements. Once a STORE cycle is initiated, further

input and output are disabled and the DQ_{0-7} pins are tristated until the cycle is completed.

If \overline{E} and \overline{G} are LOW and S, \overline{W} and \overline{NE} are HIGH at the end of the cycle, a READ will be performed and the outputs will go active, signaling the end of the *STORE*.

HARDWARE PROTECT

The STK14C68 offers two levels of protection to suppress inadvertent STORE cycles. If the control signals (\overline{E} , S, \overline{G} , \overline{W} , and \overline{NE}) remain in the STORE condition at the end of a STORE cycle, a second STORE cycle will not be started. The STORE(or RECALL) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, the STK14C68 offers hardware protection through V_{CC} Sense. A STORE cycle will not be initiated, and one in progress will discontinue if V_{CC} goes below 4.1V. 4.1V is a typical, characterized value.

NONVOLATILE RECALL

A RECALL cycle is performed when \overline{E} , \overline{G} , and \overline{NE} are LOW and S and \overline{W} are HIGH. Like the STORE cycle, RECALL is initiated when the last of the five clock signals goes to the RECALL state. Once initiated, the RECALL cycle will take t_{NLQX} to complete, during which all inputs are ignored. When the RECALL completes, any READ or WRITE state on the input pins will take effect.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

Like the STORE cycle, a transition must occur on some control pin to cause a recall, preventing inadvertent multi-triggering. On power-up, once $V_{\rm CC}$ exceeds the $V_{\rm CC}$ Sense voltage of 4.1V, a RECALL cycle is automatically initiated. The voltage on the $V_{\rm CC}$ pin must not drop below 4.1V once it has risen above it in order for the RECALL to operate properly. Due to this automatic RECALL, SRAM operation cannot commence until $t_{\rm NLOX}$ after $V_{\rm CC}$ exceeds 4.1V. 4.1V is a typical, characterized value.

ORDERING INFORMATION

