MAXIMUM f IGS (Above which the useful life may be impaired) Storage Temper.	
Temperature (Ambient) Under Bias	-65°C to +1
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-55°C to +1
DC Voltage Applied to Outputs for HIGH Output State	~0.5V to
DC Input Voltage	-0.5V to + V _{cc}
OC Output Current, Into Outputs	-0.5V to +
DC Input Current	

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted) Voc = 6.0V ±5% (COM*L)

Am74153 Am54153 Parameters	T _A = 0°C to +70°C T _A = -55°C to +125°C Description	V _{CC} = 6.0V ±5% (COM ⁺ L) V _{CC} = 5.0V ±10% (MIL) Test Condition	MIN. = 4.76V MIN. = 4.5V MIS (Note 1)	MAX. = 5.25V MAX. = 5.5V Min.	Typ.	,	
VOH	Output HIGH Voltage	VCC = MIN., IOH = VIN = VIH OF VIL	-800µA	2.4		Max.	Uni
VOL	Output LOW Voltage	VCC = MIN., IOL =	2.4	0.2		Va	
V _{IH}	Input HIGH Level		Guaranteed input logical HIGH			0.4	Vo
VIL	Input LOW Level	Guaranteed input lo	Guaranteed input logical LOW				Va
Vi	Input Clamp Voltage	voltage for all inputs VCC = MIN., IN = -				8.0	Va
(Note 3)	Unit Load Input LOW Current	VCC = MAX., VIN =				-1.5	Val
IH (Note 3)	Unit Load Input HIGH Current	V _{CC} = MAX., V _{IN} =		+		-1.6	m.
l ₁	Input HIGH Current	VCC = MAX., VIN =				40	
Isc	Output Short Circuit Curren	nt	1 4=64	-20		_ 1	E/
	(Note 4)	VCC = MAX., VOUT	- 0.0V Am74	-18		-55	m/
'cc	Power Supply Current	VCC - MAX. (Note !			36	-57 52	
	onditions shown as MIN. or MAX.		Am74		36	60	mA.

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are st V_CC = 5.0V, 25° C ambient and maximum loading.

3. Actual input currents = Unit be durant it input Load Factor (See Loading Rules).

4. Not more than one output about be shorted at a time. Durant of the short circuit test should not exceed one second.

5. I_{CC} is measured with all outputs open and all inputs grounded.

Switching Characteristics (TA = +25°C)

Parameters .	Description	Tour B				
\$PLH		Test Conditions	Min.	Тур.	Max.	Units
P HL	Date to Output	}		12	18	\top
PLH	Select to Output	-		15	23	_ re
PHL		VCC = 5.0V, R _L = 400Ω, C _L = 30 pF		22	34	
PLH	Strobe to Output	-1	J	22	34	7 "
₩ ₩L			ļ	19	30	
				15	23	~

FUNCTION TABLE

		OUTPUTS					
Sele	ct		D	eta		Strobe	Output
В	A	Co	C ₁	C ₂	C ₃	G	Y
×	x	х	х	x	х	н	L
L	L	L	х	×	x	L	L
L	L	н	x	x	×	L	н
L	н	x	L	×	x	L	L
L	н	х	н	x	X	L	н
н	L	×	x	L	x	L	L
н	L	×	x	н	X	L	н
н	н	×	x	x	L	L	L
н	н	x	x	x	н	L	н

- H * HIGH
- L = LOW
- X = Don't Care

Note: A & B are common to both 4 input multiplexers.

DEFINITION OF FUNCTIONAL TERMS

1Y, 2Y Multiplexer Outputs. The output of each four-input multiplexer.

A, B Select Inputs. The inputs used to determine which of the four inputs are selected for the output.


G Enable (Strobe). An active-LOW strobe used to enable the output. A HIGH level input forces the output LOW regardless of the other inputs.

LOADING RULES (In Unit Loads)

Fan-out Output Output Unit Load HIGH LOW Input/Output Pin No.'s 1G В 3 1C3 1C2 1C1 5 1C0 6 1Y 20 10 GND 8 2Y 9 20 10 2C0 10 2C1 11 12 2C2 2C3 13 14 A 2G 15 v_{cc}

A TTL Unit Load is defined as +40 μ A measured at 2.4V HIGH and -1.6mA measured at 0.4V LOW.

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



FUNCTION TABLE

		_	OUTPUTS				
Sel	ect		D	ata		Strobe	Output
В	A	Co	C ₁	C ₂	C ₃	G	Υ
x	x	×	×	×	х	н	L
Ł	L	L	×	×	×	L	L
L	L	н	×	x	х	L	н
L	н	×	L	x	x	L	L
L	н	×	н	X	×	L	н
н	L	×	×	L	×	L	L
н	L	×	x	н	x	L	H
н	н	×	×	x	L	L	L
н	н	×	×	X	н	L	н

- H = HIGH
- L = LOW
- X = Don't Care

Note: A & B are common to both 4 input multiplexers.

DEFINITION OF FUNCTIONAL TERMS


- $\mathbf{1C_i},\,\mathbf{2C_i}$ Data Inputs. The four data inputs to each multiplexer i = 0, 1, 2, and 3.
- 1Y, 2Y Multiplexer Outputs. The output of each four-input multiplexer.
- A, B Select Inputs. The inputs used to determine which of the four inputs are selected for the output.
- G Enable (Strobe). An active-LOW strobe used to enable the output. A HIGH level input forces the output LOW regardless of the other inputs.

LOADING RULES (In Unit Loads)

			Fan	-out
nput/Output	Pin No.'s	Unit Load	Output HIGH	Output LOW
1Ģ	1	1		-
В	2	ı	-	-
1C3	3	1		_
1C2	4	1		-
1 C1	5	1		_
1C0	6	1		-
1Y	7		20	10
GND	8			
2Y	9		20	10
2 C0	10	1	-	-
2 C1	11	1	-	_
2C2	12	1	-	- "
2C3	13	1	_	-
Α	14	1		_
2G	15	1	-	-
v _{cc}	16	**	-	- "

A TTL Unit Load is defined as $\pm40\mu\text{A}$ measured at 2.4V HIGH and -1.6mA measured at 0.4V LOW.

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown

DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5V logic level unless otherwise noted.)

fMAX The highest operating clock frequency.

- tpLH The propagation delay time from an input change to an output LOW-to-HIGH transition.
- tpHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
- tpw. Pulse width. The time between the leading and trailing edges of a pulse.
- Rise time. The time required for a signal to change from 10% to 90% of its measured values.
- t_f Fall time. The time required for a signal to change from 90% to 10% of its measured values.
- t_s Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
- th Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
- tg Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a registive hold time).


UNIT LOAD DEFINITIONS

	н	GH	LOW		
	_	Measure	_	Measure	
SERIES	Current	Voltage	Current	Voitage	
Am25/26/2700	40µA	2 4 V	1 6 m A	0 4 V	
Am25S/26S/27S	50 µA	2.7 V	2 UmA	0.5 V	
Am25L/26L/27L	20µA	24 V	-0.4 mA	0.3 V	
Am25LS/26LS/27LS	20µA	27V	-0 36 mA	0.4 V	
Am54/74	ΑμΑ	2.4 V	-16mA	0.4 V	
54H/74H	50µA	2.4 V	-2 0mA	0.4 V	
Am54S/74S	4س50 أ	27V	-2 0mA	05V	
54L/74L (Note 1)	Αμ(20	2 4 V	0.8mA	0.4 V	
54L/74L (Note 1)	44 م	2.4 V	-0 18mA	0.3 V	
Am54LS/74LS	20س	27V	-0.36mA	0.4 V	
Am9300	40 µA	2 4 V	- 16mA	04V	
Am93L00	20μΑ	24V	-04mA	0 3 V	
Am93S00	50 µA	2 7 V	-2.0 mA	0.5 V	
Am75/85	40µA	2.4 V	-1 6mA	0 4 V	
Am8200	40 ₄ A	45V	-1.6mA	0 4 V	

Note: 1. 54L/74L has two different types of standard inputs


PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS

SET-UP, HOLD, AND RELEASE TIMES




Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.


PROPAGATION DELAY



LOAD TEST CIRCUIT




PULSE WIDTH



Notes: 1. Pulse Generator for All Pulses: Rate \leq 1 0MHz: $Z_0 = 50\Omega$, $t_t \leq 10$ ns: $t_t \leq 10$ ns

IN DUTPUT VOLTAGE IN AFACE CONDITIONS



Note: Refer to Electrical Characteristics for measure current.

Ceramic

DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.

L LOW, applying to a LOW voltage level.

I Input.

O Output.

Negative Current Current flowing out of the device.

Positive Current Current flowing into the device.

I_{IL} LOW-level input current with a specified LOW-level

voltage applied.

I_{IH} HIGH-level input current with a specified HIGH-level voltage applied.

IOL LOW-level output current.

IOH HIGH-level output current.

ISC Output short-circuit source current.

 I_{CC} The supply current drawn by the device from the V_{CC} power supply.


VIL Logic LOW input voltage.


VIH Logic HIGH input voltage.

VOL LOW-level output voltage with IOL applied.

VOH HIGH-level output voltage with IOH applied.

PHYSICAL DIMENSIONS Dual-In-Line





Molded



ADVANCED MICRO DEVICES INC. 901 Thompson Place Sunnyvale

California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6308

Am54/74160 · Am54/74161 Am54/74162 • Am54/74163 7 0/0590

Synchronous Four-Bit Counters

inctive Characteristics

bit synchronous counters wachronously programable internal look-ahead counting carry output for n-bit cascading

- Synchronous or asynchronous clear
- 100% reliability assurance testing in compliance with MIL-STD-883.

FUNCTIONAL DESCRIPTION


The Am54/74160, Am54/74161, Am54/74162 and Am54/74163 anchronous, presettable counters have internal look-shead carry and ripple carry output for high-speed counting applications. The Am64/74160 and Am54/74162 are decade counters and the Am54/74161 and Am54/74163 are 4-bit binary counters. Counting or loading occurs on the positive transition of the clock pulse. A LOW level on the load input causes the data on the A, B, C and D agus to be shifted to the appropriate Q outputs on the next positive clock transition. LOW-to-HIGH transitions of the load input should not occur when the clock is LOW if the enable inputs at HIGH at or before the transition.

The Am54/74160 and Am54/74161 feature an asynchronous clear A LOW level at the clear input sets the Q outputs LOW regardless of the other inputs. The Am54/74162 and Am54/74163 have a synchronous clear. A LOW level at the clear input sets the Q outputs LOW after the next positive clock transition regardless of the enable inputs.

Both count-enable inputs P and T must be HIGH to count. Count enable T is included in the ripple carry output gate for cascading connection. HIGH-to-LOW level transitions on the enable P or T inputs should occur only when the clock is HIGH.


LOGIC DIAGRAMS

Am54/74160 Synchronous Decade Counter



Am54/74162 synchronous decade counters are similar; however, the clear is synchronous as shown for the Am54/74163 binary counters.


Am54/74163 Synchronous Binary Counter



Am54/74161 synchronous binary counters are similar however, the clear is asynchronous as shown for the Am54-74160 decade counters

ORDERING INFORMATION Order Temperature Package Range Number Туре SN74160N 0°C to +70°C Moided DIF 0°C to +70°C SN74160J Hermetic DIP 0°6 40 +70°C SN74160X Dice Am64/74160 SN54100J -55°C to +125 C Hermetic DIP SN54160W -55°C to +125°C Hermetic Flat Pak -55°C to +125°C SN54160X Dice SN74161N 0°C to +70°C Moided DIP SN74161J 0°C to +70°C Hermetic DIP SN74161X 0°C to +70°C Dice Am64/74161 -55°C to +125°C SN54161J Hermetic DIP Hermetic Flat Pak -55°C to +125°C SN54161W 55°C to +125°C SN54161X Dict 0°C to +70°C SN74162N Molded DIP SN74162J 0°C to +70°C Hermetic DIP 0°C to +70°C SN74162X Dice Am64/74162 SN54162J -55°C to +125°C Hermetic DIP -55°C to +125°C SN54162W Hermetic Flat Pak -55°C to +125°C SN54162X Dice SN74163N 0°C to +70°C Molded DIP 0°C to +70°C SN74163J Hermetic DIP SN74163X 0°C to +70°C Dice Am64/74163 -55°C to +125°C SN54163J Hermetic DIP -55°C to +125°C SN54163W Hermetic Flat Pak SN54163X -55°C to +126°C


Dice



GND - Pin 8

VCC - Pin 16

CONNECTION DIAGRAM Top View



MAXIMUM	INGS (Above which the useful life may be impaired)	
Storage Temp		-65°C to +150°
Temperature (A	mbient) Under Bias	-55°C to +125°
Supply Voltage	to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5 V to +7\
DC Voltage App	lied to Outputs for High Output State	-0.5 V to +V _{CC} max
DC Input Voltag	e	-0.5 V to +5.5
DC Output Curr	ent, Into Outputs	30 m
DC Input Currer	nt	-30 mA to +5.0 m/

	74161, Am74162, Am74163 54161, Am54162, Am54163 Description	TA = -55°C to +125°C	CC = 5.0 V ± 5% CC = 5.0 V ± 10	% (MIL)	MIN. = 4,75 V MIN. = 4,5 V	MAX. = MAX. =	
	T CEACH PROOF	Test Conditions (Note 1)		Min.	Typ. (Note 2)	Max.	Unit
VOH	Output HIGH Voltage	VCC = MIN., IOH = -800 µA VIN = VIH or VIL		2.4	3.4		Volt
V _{OL}	Output LOW Voltage	V _{CC} = MIN., I _{OL} = 16mA V _{IN} = V _{IH} or V _{II}			0.2	0.4	Volt
VIH	Input HIGH Level	Guaranteed input logical HIC voltage for all inputs	2			Volt	
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs		-		0.8	Volts
V _i	Input Clamp Voltage	VCC = MIN., IIN = -12mA		 		-1.5	Volts
I _{IL} (Note 3)	Input LOW Current	VCC = MAX., VIN = 0.4V	CK or EN T			-3.2	mA.
	 	· ·-·	Others			-1.6	T ma
i _{1H} (Note 3)	Input HIGH Current	VCC = MAX., VIN = 2.84	CK or EN T			80	Au
t _i	Input HIGH Current	Voca MAY V - FEW	Others			40	
·		V _{CC} = MAX., V _{IN} = 5.5 V		i		1	mA
¹ sc	Output Short Circuit Current (Note 4)	VCC = MAX., VOUT = 0.0V	54 Series	-20		-57	mA
	† <u> </u>		74 Series	-18		-57	
ICCH	Power Supply Current All Outputs HIGH	V _{CC} = MAX. (Note 5)	54 Series		59	85	mA.
			74 Series	<u>.</u>	59	94	mA
ICCL	Power Supply Current All Outputs LOW	VCC = MAX. (Note 6)	54 Series		63	91	
	HII COCHAGE COM		74 Series	1	63	101	mA

Note: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V_{CC} = 6.0 V, 28°C ambient and maximum loading.

3. Actual injust currents = Unit Load Current x. Input Load Factor (See Loading Rules).

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not acceed one second.

5. ICCL is measured with the load input HIGH, then again with the load input LOW, with all other inputs HIGH and all outputs open.

6. ICCL is measured with the loads input HIGH, then again with the clock input LOW, with all other inputs LOW and all outputs open.

Switching Characteristics (TA = +25°C)

arameters		Description	Test Conditions	Min.	Тур.	Max.	Unit
tPLH	21	_		174411.			One
t PHL	Clock to Carry	Output		<u> </u>	23	36	ns
₽ LH					23	35	<u> </u>
PHL	Clock to Q Ou	tput with Load Input HIGH			13	20	ns
ФLН					15	23	
₩HL	Enable T to Carry Output Clock to Q Output with Load Input LOW Clear to Q Output (Note 1)			<u> </u>	10	14	ns
₩LH				<u></u>	10	14	
PHL PHL					17	25	
					19	29	res .
₩HL	Clear to U Out		V _{CC} = 5.0 V, C _L = 15pF, R _L = 400Ω		20	30	ns
⁸ pw	Pulse Width	Pulse Width Clock	25			 	
		Clear		20			ns
		Data - A, B, C, D		15			
4	Set-up Time	Enable P		20			ns
•	Set-Op Time	Load		25			
		Clear (Note 2)	,	20			1
th	Hold Time A	any Input					
fMAX.	Maximum Cloc			0			ns
				25	32		MHz

DEFINITION OF FUNCTIONAL TERMS

CK Clock pulse. Enters data or counts on the positivegoing edge.

CLR Clear. On the Am54/74160 and Am54/74161, the

clear is asynchronous. A LOW on the clear sets all four flip-flops LOW. On the Am54/74162 and Am54/74163 the clear is synchronous. A LOW on the clear sets all four flip-flops LOW after the next positive-going clock edge.

LOAD Load. When the load is LOW, data on the A, B, C and D inputs is transferred to the output on the positive.

LOAD Load. When the load is LOW, data on the A, B, C and D inputs is transferred to the output on the positive-going clock edge. When the load is HIGH, the counter is enabled.

EN P Enable P. Parallel count enable. Must be HIGH to count.

EN T Enable T. Serial trickle count enable. Must be HIGH to count.

A, B, C, D The four counter parallel inputs.

QA, QB, QC, QD The four counter outputs.


Carry Output Carry look-ahead circuitry for cascading. Will be HIGH when the four-bit counter is maximum (1001 for BCD and 1111 for binary).

LOADING RULES (In Unit Loads)

			Fa	n-out
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW
Clear	1	1		
Clock	2	2		
A	3	1		-
В	4	1		
c	5	1		
D	6	1		
Enable P	7	1	-	-
GND	8	-		
Load	9	1	-	
Enable T	10	2	-	
a_{D}	11	-	20	10
αc	12		20	10
α _B	13		20	10
Q _A	14		20	10
Carry Out	15		20	10
v cc	16			-

A TTL unit load is defined as $40\mu\text{A}$ measured at 2.4V HIGH and -1.6mA measured at 0.4V LOW.


INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown


APPLICATIONS

Am54/74160 thru Am54/74163



High-speed, look-shead carry counter for BCD (Am54/74160 or Am54/74162) or binary (Am54/74161 or Am54/74163). Can count modulo N, N_1 -to - N_2 , or N_1 -to - N maximum.

Pad Layout



DIE SIZE 0.074" X 0.095"

DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5V logic level unless otherwise noted.)

fMAX The highest operating clock frequency.

- tpLH. The propagation delay time from an input change to an output LOW-to-HIGH transition.
- tpHL The propagation delay time from an input change to an output HIGH-to-LOW transition.
- tpw Pulse width. The time between the leading and trailing edges of a pulse.
- tr Rise time. The time required for a signal to change from 10% to 90% of its measured values.
- tf Fall time. The time required for a signal to change from 90% to 10% of its measured values.
- t_s Set-up time. The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.
- th Hold time. The time interval for which a signal must be retained at one input after an active transition occurs at another input terminal.
- tp. Release time. The time interval for which a signal may be indeterminant at one input terminal before an active transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified by some manufacturers as a negative hold time).


UNIT LOAD DEFINITIONS

	м	GH	LOW		
		Measure		Measure	
SERIES	Current	Voltage	Current	Voltage	
Am25/26/2700	40µA	2.4 V	-1.6mA	0.4 V	
Am25S/26S/27S	50µA	2.7 V	-2.0mA	0.5 V	
Am25L/26L/27L	20µA	2.4 V	-0.4 mA	0.3 V	
Am25LS/26LS/27LS	20 µA	2.7 V	-0.36mA	0.4 V	
Am54/74	40µA	2.4 V	-1.6mA	04V	
54H/74H	50 µA	2.4 V	-2.0mA	0.4 ∨	
Am54S/74S	50 µA	2.7 V	-2.0mA	0.5 ∨	
54L/74L (Note 1)	20μΑ	2.4 V	0.8mA	0.4∨	
54L/74L (Note 1)	10μΑ	2.4 V	-0.18mA	0.3∨	
Am54LS/74LS	20µA	2.7∨	-0.36 mA	0.4 V	
Am9300	40µA	2.4 V	1.6mA	0.4 V	
Am93L00	20µA	2.4 V	-0.4mA	0.3V	
Am93S00	50µA	2.7 V	-2.0 mA	0.5 V	
Am75/85	40µA	2.4 V	-1.6mA	0.4 V	
Am8200	40µA	4.5 V	-1.6mA	0.4 V	

Note: 1. 54L/74L has two different types of standard inputs.

PARAMETER MEASUREMENTS FOR STANDARD ACTIVE-PULLUP TOTEM-POLE OUTPUTS


SET-UP, HOLD, AND RELEASE TIMES




Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross-hatched area is don't care condition.


PROPAGATION DELAY



LOAD TEST CIRCUIT




PULSE WIDTH



Note: 1. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_0 = 50\Omega$; $t_p \leq$ 10ns, $t_f \leq$ 10ns.

INPUT/OUTPUT VG. **JE INTERFACE CONDITIONS**



Note: Refer to Electrical Characteristics for measure currents.

DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.

L LOW, applying to a LOW voltage level.

I Input.

O Output.

Negative Current Current flowing out of the device.

Positive Current Current flowing into the device.

III LOW-level input current with a specified LOW-level voltage applied.

IIII HIGH-level input current with a specified HIGH-level voltage applied,

IOL LOW-level output current.

IOH HIGH-level output current,

Iso Output short-circuit source current.

Icc. The supply current drawn by the device from the Voc power supply.

VIL Logic LOW input voltage.

VIH Logic HIGH input voltage.


VOL Low-level output voltage with IOL applied.

VOH HIGH-level output voltage with IOH applied.


PHYSICAL DIMENSIONS **Dual-In-Line**

Ceramic

Molded









DEVICES INC. (408) 732-2499 TWX: 910-339-9289

TELEX: 34-4




Figure 75. Stop Grant and Stop Clock Modes, Part 2

21850E/0-November 1998

INIT-Initiated Transition from Protected Mode to Real Mode

INIT is typically asserted in response to a BIOS interrupt that writes to an I/O port. This interrupt is often in response to a Ctrl-Alt-Del keyboard input. The BIOS writes to a port (similar to port 64h in the keyboard controller) that asserts INIT. INIT is also used to support 80286 software that must return to Real mode after accessing extended memory in Protected mode.

The assertion of INIT causes the processor to empty its pipelines, initialize most of its internal state, and branch to address FFFF_FFF0h—the same instruction execution starting point used after RESET. Unlike RESET, the processor preserves the contents of its caches, the floating-point state, the MMX state, Model-Specific Registers (MSRs), the CD and NW bits of the CR0 register, the time stamp counter, and other specific internal resources.

Figure 76 shows an example in which the operating system writes to an I/O port, causing the system logic to assert INIT. The sampling of INIT asserted starts an extended microcode sequence that terminates with a code fetch from FFFF_FFF0h, the reset location. INIT is sampled on every clock edge but is not recognized until the next instruction boundary. During an I/O write cycle, it must be sampled asserted a minimum of three clock edges before BRDY# is sampled asserted if it is to be recognized on the boundary between the I/O write instruction and the following instruction. If INIT is asserted synchronously, it can be asserted for a minimum of one clock. If it is asserted asynchronously, it must have been negated for a minimum of two clocks, followed by an assertion of a minimum of two clocks.




Figure 76. INIT-Initiated Transition from Protected Mode to Real Mode

21850E/0-November 1998

6 Power-on Configuration and Initialization

On power-on the system logic must reset the AMD-K6-2 processor by asserting the RESET signal. When the processor samples RESET asserted, it immediately flushes and initializes all internal resources and its internal state, including its pipelines and caches, the floating-point state, the MMX and 3DNow! states, and all registers. Then the processor jumps to address FFFF FFF0h to start instruction execution.

6.1 Signals Sampled During the Falling Transition of RESET

FLUSH#

FLUSH# is sampled on the falling transition of RESET to determine if the processor begins normal instruction execution or enters Tri-State Test mode. If FLUSH# is High during the falling transition of RESET, the processor unconditionally runs its Built-In Self Test (BIST), performs the normal reset functions, then jumps to address FFFF_FFF0h to start instruction execution. (See "Built-In Self-Test (BIST)" on page 217 for more details.) If FLUSH# is Low during the falling transition of RESET, the processor enters Tri-State Test mode. (See "Tri-State Test Mode" on page 218 and "FLUSH# (Cache Flush)" on page 103 for more details.)

BF[2:0]

The internal operating frequency of the processor is determined by the state of the bus frequency signals BF[2:0] when they are sampled during the falling transition of RESET. The frequency of the CLK input signal is multiplied internally by a ratio defined by BF[2:0]. (See "BF[2:0] (Bus Frequency)" on page 92 for the processor-clock to bus-clock ratios.)

BRDYC#

BRDYC# is sampled on the falling transition of RESET to configure the drive strength of A[20:3], ADS#, HITM#, and W/R#. If BRDYC# is Low during the fall of RESET, these outputs are configured using higher drive strengths than the standard strength. If BRDYC# is High during the fall of RESET, the standard strength is selected. (See "BRDYC# (Burst Ready Copy)" on page 95 for more details.)

21850E/0-November 1998

6.2 RESET Requirements

During the initial power-on reset of the processor, RESET must remain asserted for a minimum of 1.0 ms after CLK and V_{CC} reach specification. (See "CLK Switching Characteristics" on page 255 for clock specifications. See "Electrical Data" on page 247 for V_{CC} specifications.)

During a warm reset while CLK and $V_{\rm CC}$ are within specification, RESET must remain asserted for a minimum of 15 clocks prior to its negation.

6.3 State of Processor After RESET

Output Signals

Table 31 shows the state of all processor outputs and bidirectional signals immediately after RESET is sampled asserted.

Table 31. Output Signal State After RESET

Signal	State	Signal	State
A[31:3], AP	Floating	LOCK#	High
ADS#, ADSC#	High	M/IO#	Low
АРСНК#	High	PCD	Low
BE[7:0]#	Floating	РСНК#	High
BREQ	Low	PWT	Low
CACHE#	High	SCYC	Low
D/C#	Low	SMIACT#	High
D[63:0], DP[7:0]	Floating	TDO	Floating
FERR#	High	VCC2DET	Low
HIT#	High	VCC2H/L#	Low
HITM#	High	W/R#	Low
HLDA	Low	_	_

Registers

Table 32 on page 175 shows the state of all architecture registers and Model-Specific Registers (MSRs) after the processor has completed its initialization due to the recognition of the assertion of RESET.