

LH57512/J

CMOS 512K (64K × 8) OTPROM/EPROM

FEATURES

- 65,536 × 8 bit organization
- Access times:
LH57512J: 120/150 ns
LH57512: 150 ns
- Single +5 V power supply
- High speed programming:
SHARP original programming algorithm
(13 second programming)
- Low power consumption
Operating: 165 mW (MAX.)
Standby: 550 μ W (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- Pin compatible with i27512
- Packages:
EPROM
28-pin, 600-mil Cerdip
OTPROM
28-pin, 600-mil DIP
28-pin, 450-mil SOP
- JEDEC standard pinout (CERDIP/DIP)

DESCRIPTION

The LH57512J is a CMOS UV erasable and electrically programmable read-only-memory organized as 65,536 × 8 bits. It is pin compatible with the Intel i27512, and designed to have fast access time.

The LH57512 is a one-time PROM packaged in plastic DIP.

PIN CONNECTIONS




Figure 1. Pin Connections for CERDIP, DIP, and SOP Packages




Figure 2. LH57512/J Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₀ - A ₁₅	Address input	
O ₀ - O ₇	Data output (input)	1
CE	Chip Enable input	

SIGNAL	PIN NAME	NOTE
OE/V _{PP}	Output Enable/ Program power	
V _{CC}	Power supply	
GND	Ground	

NOTE:

1. O₀ - O₇ pins are also used to input data to the column output controller through input buffers in programming mode.

TRUTH TABLE

MODE		O ₀ - O ₇	CE	OE/V _{PP}	V _{CC}
Read	Read	Data out	L	L	+5 V
	Output disable	High-Z	X	H	+5 V
	Standby	High-Z	H	X	+5 V
Program	Program	Data in	L	+12.75	+6.5 V
	Program verify	Data out	L	L	+6.5 V
	Program inhibit	High-Z	H	+12.75	+6.5 V

NOTE:

X = H or L, H = V_{IH}, L = V_{IL}

ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{CC}	-0.6 to +7.0	V	1
	$\overline{OE}/V_{PP}$	-0.6 to +13.5		
	V _{IN} , V _{OUT}	-0.6 to +7.0		
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{stg}	-65 to +150	°C	2
		-55 to +150		3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.
Maximum ratings are those values beyond which damage to the device may occur.
2. Applied to ceramic package.
3. Applied to plastic package.

RECOMMENDED OPERATING CONDITIONS (Read Mode) (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Input "Low" voltage	V _{IL}	-0.1		0.8	V
Input "High" voltage	V _{IH}	2.2		V _{CC} + 0.3	V

DC CHARACTERISTICS (Read Mode) (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	V _{IL}		-0.1		0.8	V	
Input "High" voltage	V _{IH}		2.2		V _{CC} + 0.3	V	
Output "Low" voltage	V _{OL}	I _{OL} = 2.1 mA			0.45	V	
Output "High" voltage	V _{OH}	I _{OH} = -400 μA	2.4			V	
Input leakage current	I _{LI}	V _{IN} = GND or V _{CC}	-10		10	μA	
Output leakage current	I _{LO}	V _{OUT} = GND or V _{CC}	-10		10	μA	
V _{CC} operating current	I _{CC1}	$\overline{CE}$ = GND ± 0.3 V			30	mA	1, 2
	I _{CC2}	$\overline{CE}$ = V _{IL}			30	mA	1, 3
V _{CC} standby current	I _{SB1}	$\overline{CE}$ = V _{CC} ± 0.3 V			100	μA	
	I _{SB2}	$\overline{CE}$ = V _{IH}			2	mA	

NOTES:

1. f = 5MHz, I_{OUT} = 0 mA
2. CMOS level: V_{IN} = GND ± 0.3 V or V_{CC} ± 0.3 V
3. TTL level: V_{IN} = V_{IL} or V_{IH}

AC CHARACTERISTICS (Read Mode) (V_{CC} = V_{PP} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	LH57512J-12		LH57512J-15 LH57512-15		UNIT
		MIN.	MAX.	MIN.	MAX.	
Address to output delay	t _{ACC}		120		150	ns
$\overline{CE}$ to output delay	t _{CE}		120		150	ns
$\overline{OE}$ to output delay	t _{OE}		40		50	ns
Output enable high to output float	t _{DF}	0	40	0	50	ns
Address to output hold	t _{OH}	0		0		ns

AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0.45 V to 2.4 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V




Figure 4. Output Load Circuit

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	C_{IN}	$V_{IN} = 0\text{ V}$		4	6	pF
Output capacitance	C_{OUT}	$V_{OUT} = 0\text{ V}$		8	12	pF




Figure 3. Timing Diagram (Read Mode)

RECOMMENDED OPERATING CONDITIONS (Program Mode) ($T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V_{CC}	4.75		6.75	V
Program supply voltage	V_{PP}	12.5		13.0	
Input "Low" voltage	V_{IL}	-0.1		0.45	V
Input "High" voltage	V_{IH}	2.4		$V_{CC} + 0.3$	V

DC CHARACTERISTICS (Program Mode)(V_{CC} = 4.75 V to 6.75 V, V_{PP} = 12.75 V ± 0.25 V, T_A = 25°C ± 5°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	I _{LI}	V _{IN} = V _{CC} or 0.45 V	-10		10	μA
V _{CC} supply current	I _{CC}				30	mA
V _{PP} supply current	I _{PP}	$\overline{CE} = V_{IL}$			50	mA
Input "Low" voltage	V _{IL}		-0.1		0.45	V
Input "High" voltage	V _{IH}		2.4		V _{CC} + 0.3	V
Output "Low" voltage	V _{OL}	I _{OL} = 2.1 mA			0.45	V
Output "High" voltage	V _{OH}	I _{OH} = -400 μA	2.4			V

AC CHARACTERISTICS (Program Mode)(V_{CC} = 4.75 V to 6.75 V, V_{PP} = 12.75 V ± 0.25 V, T_A = 25°C ± 5°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address setup time	t _{AS}	2			μs
Data setup time	t _{DS}	2			μs
Output enable hold time	t _{OE}	2			μs
Address hold time	t _{AH}	0			μs
Data hold time	t _{DH}	2			μs
$\overline{CE}$ to output delay	t _{OV}	0		1	μs
Output disable time	t _{DF}	0		150	ns
V _{PP} setup time	t _{VPS}	2			μs
V _{PP} recovery time	t _{VR}	2			μs
V _{CC} setup time	t _{VCS}	2			μs
Program pulse width	t _{PW}	95	100	105	μs
Program pulse count	N	1		20	TIMES




Figure 5. Timing Diagram (Program Mode)

PROGRAMMING

Upon delivery from SHARP, the LH57512 and LH57512J have all 65,536 × 8 bits in the "1", or high state. "0's" are loaded into the LH57512 and LH57512J through the procedure of programming.

The programming mode is entered when appropriate pulses shown in the AC characteristics and timing diagram are applied to the $\overline{OE}/V_{PP}$ pin and $\overline{CE}$ pin. A 0.1 μ F capacitor between $\overline{OE}/V_{PP}$ and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH57512J to an ultra-violet light source. A dosage of 15 W-second/cm² is required to completely erase an LH57512J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000 μ W/cm² for 20 to 30 minutes. The LH57512J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH57512J and similar devices will erase with light sources having wave-length shorter than 4,000 Å. Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH57512J and exposure to them should be prevented to realize maximum system reliability. If used

in such an environment, the package windows should be covered by an opaque label or substance.

CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. V_{CC} must be applied either coincidentally or before V_{PP} and removed either coincidentally or after V_{PP}.
2. V_{PP} must not be greater than 13.5 volts including overshoot.
3. During $\overline{CE} = V_{IL}$, $\overline{OE}/V_{PP}$ must not be switched from V_{CC} to 12.75 volts or vice-versa.
4. Removing or inserting the device while 12.75 volts is supplied may harm the reliability of the device.

PRODUCT IDENTIFICATION MODE

LH57512/J enters a product identification mode by applying 12 V (Note 1) on A₉ pin during a Read mode. Maker code is output on data output pins when all other address pins and control pins are set at V_{IL} level (Note 2) during the product identification mode. Device code is output when A₀ pin is set at V_{IH} level. The programing condition or PROM writer can be set automatically by using this function.

Table 1. Product Identification Mode

SIGNAL	A ₀	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁	O ₀	HEX
PIN	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
MAKER CODE	V _{IL}	1	0	1	1	0	0	0	0	B0
DEVICE CODE	V _{IH}	1	1	0	0	0	0	1	0	C2

NOTES:

1. A₉ = 12 V ± 0.5 V
2. A₁ - A₈, A₁₀ - A₁₅, $\overline{CE}$, $\overline{OE}/V_{PP} = V_{IL}$




Figure 6. Programming Flowchart

ORDERING INFORMATION

