


DESCRIPTION:

The DPS3232V is a 66-pin Pin Grid Array (PGA) consisting of four 32K x 8 SRAM devices in ceramic LCC packages surface mounted on a co-fired ceramic substrate with matching thermal coefficients. The LCCs are mounted in a rotary pattern resulting in the smallest possible module outline.


The pins have been arranged around a central 0.6" gap which can accommodate a heat rail. In this central gap is a cavity containing four 0.1 µf decoupling capacitors.

Provisions have been made in the pinout for use of 1MB SRAMs, providing an upgrade path to 128Kx32 and 256Kx32, increasing the module density from four to eight times.



FEATURES:

- Organizations Available:
128K X 8, 64K X 16 or 32K X 32
- Access Times:
25, 35, 45, 55, 70, 85, 100, 120, 150ns
- Low Data Retention: 2.0V min.
- Fully Static Operation - No clock or refresh required
- TTL-compatible
- 66-Pin PGA (Pin Grid Array) Package
- Same Package as other Versapac Versions (EEPROM, EPROM AND MIXED)
- Module Weight is 15 grams
- Module can be built with devices compliant to MIL-STD 883C



PIN NAMES	
A0-A14	Address Inputs
I/O0-I/O31	Data In/Out
CE0 - CE3	Chip Enables
WE0 - WE3	Write Enables
OE	Output Enable
VDD	Power (+ 5V)
VSS	Ground
N.C.	No Connect

PIN-OUT DIAGRAM

1	I/O8	12	WE1	23	I/O15	34	I/O24	45	VDD	56	I/O31
2	I/O9	13	CE1	24	I/O14	35	I/O25	46	CE3	57	I/O30
3	I/O10	14	VSS	25	I/O13	36	I/O26	47	WE3	58	I/O29
4	A13	15	I/O11	26	I/O12	37	A6	48	I/O27	59	I/O28
5	A14	16	A10	27	OE	38	A7	49	A3	60	A0
* 6	N.C.	17	A11	28	N.C.	39	N.C.	50	A4	61	A1
* 7	N.C.	18	A12	29	WE0	40	A8	51	A5	62	A2
8	N.C.	19	VDD	30	I/O7	41	A9	52	WE2	63	I/O23
9	I/O0	20	CE0	31	I/O6	42	I/O16	53	CE2	64	I/O22
10	I/O1	21	N.C.	32	I/O5	43	I/O17	54	VSS	65	I/O21
11	I/O2	22	I/O3	33	I/O4	44	I/O18	55	I/O19	66	I/O20

(TOP VIEW)

* Designers should connect these pins to A15 and A16 for future upgrades.

25, 35, 45, 55, 70, 85, 100ns DC OPERATING CHARACTERISTICS: Over operating ranges

Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-10	+10	-10	+10	-10	+10	μA
I _{OUT}	Output Leakage Current	V _{IO} = 0V to V _{DD} , CE or OE = V _{IH} , or WE = V _{IL}	-10	+10	-10	+10	-10	+10	μA
I _{CC1}	Active Supply Current	CE = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA		400		400		400	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA		560		640		640	mA
I _{SB1}	Full Standby Supply Current (CMOS)	V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ V _{SS} + 0.2V, CE ≥ V _{DD} - 0.2V		40		60		80	mA
I _{SB2}	Standby Current (TTL)	CE = V _{IH}		160		160		160	mA
V _{OL}	Output Low Voltage	I _{OUT} = 2.1mA		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -1.0mA	2.4		2.4		2.4		V

25, 35, 45, 55, 70, 85, 100ns DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	TYP.	Max.	Unit
I _{CCDR2}	Data Retention Supply Current	V _{DR} = 2V, CE ≥ V _{DD} - 0.2V		0.4	4.0	mA
I _{CCDR3}	Data Retention Supply Current	V _{DR} = 3V, CE ≥ V _{DD} - 0.2V		1.5	6.0	mA
t _{CDR}	Chip Disable to Data Retention Time		0			ns
t _R	Recovery Time	t _{RC} = Read Cycle Timing	5			ms

120 and 150ns DC OPERATING CHARACTERISTICS: Over operating ranges

Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-10	+10	-10	+10	-10	+10	μA
I _{OUT}	Output Leakage Current	V _{IO} = 0V to V _{DD} , CE or OE = V _{IH} , or WE = V _{IL}	-10	+10	-10	+10	-10	+10	μA
I _{CC1}	Active Supply Current	CE = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA		180		180		180	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA		240		260		280	mA
I _{SB1}	Full Standby Supply Current (CMOS)	V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ V _{SS} + 0.2V, CE ≥ V _{DD} - 0.2V		400		800		1200	μA
I _{SB2}	Standby Current (TTL)	CE = V _{IH}		8		8		8	mA
V _{OL}	Output Low Voltage	I _{OUT} = 2.1mA		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -1.0mA	2.4		2.4		2.4		V

120 and 150 DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	TYP.	Max.	Unit
I _{CCDR2}	Data Retention Supply Current	V _{DR} = 2V, CE ≥ V _{DD} - 0.2V		6	800	μA
I _{CCDR3}	Data Retention Supply Current	V _{DR} = 3V, CE ≥ V _{DD} - 0.2V		8	960	μA
t _{CDR}	Chip Disable to Data Retention Time		0			ns
t _R	Recovery Time	t _{RC} = Read Cycle Timing	5			ms

RECOMMENDED OPERATING RANGE ¹						
Symbol	Characteristic	Min.	Typ.	Max.	Unit	
V _{DD}	Supply Voltage	4.5	5.0	5.5	V	
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.3	V	
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V	
T _A	Operating Temperature	C	0	+25	+70	°C
		I	-40	+25	+85	
		MWB	-55	+25	+125	

ABSOLUTE MAXIMUM RATINGS ³			
Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ¹	-0.5 to +7.0	V
V _{I/O}	Input/Output Voltage ¹	-0.5 to V _{DD} +0.5	V

TRUTH TABLE					
Mode	CE	WE	OE	I/O Pin	Supply Current
Not Selected	H	X	X	HIGH-Z	Standby
D _{OUT} Disable	L	H	H	HIGH-Z	Active
Read	L	H	L	D _{OUT}	Active
Write	L	L	H*	D _{IN}	Active

CAPACITANCE ⁴ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	50	pF	V _{IN} = 0V
C _{CE}	Chip Enable	20		
C _{WE}	Write Enable	20		
C _{OE}	Output Enable	50		
C _{I/O}	Data Input/Output	20		

H = HIGH L = LOW X = Don't Care
 * If OE is LOW during Write, t_{WHZ} must be observed before data is presented to the device.


DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -1.0mA	2.4	-	V
V _{OL}	LOW Voltage	I _{OL} = 2.1mA	-	0.4	V

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns**
Input and Output Timing Reference Levels	1.5V


** Transition between 0.8V and 2.2V.

Figure 1. Output Load

*** Including Probe and Jig Capacitance.



OUTPUT LOAD		
Load	C _L	Parameters Measured
1	100 pF	except t _{CLZ} , t _{CHZ} , t _{OHZ} , t _{OLZ} , t _{WLZ} and t _{WHZ}
2	5 pF	t _{CLZ} , t _{CHZ} , t _{OHZ} , t _{OLZ} , t _{WLZ} and t _{WHZ}






AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	25ns		35ns		45ns		55ns		70ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	25		35		45		55		70		ns
2	t _{AA}	Address Access Time		25		35		45		55		70	ns
3	t _{CO}	Chip Enable to Output Valid		25		35		45		55		70	ns
4	t _{OV}	Output Enable to Output Valid		15		20		25		35		40	ns
5	t _{OH}	Output Hold from Address Change	3		3		3		3		3		ns
6	t _{CLZ}	Chip Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		5		ns
7	t _{OLZ}	Output Enable to Output in LOW-Z ^{4, 6}	0		0		5		5		5		ns
8	t _{CHZ}	Chip Enable to Output in HIGH-Z ^{4, 6}		15		15		20		25		30	ns
9	t _{OHZ}	Output Enable to Output in HIGH-Z ^{4, 6}		15		15		20		25		30	ns


AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ⁷													
No.	Symbol	Parameter	25ns		35ns		45ns		55ns		70ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
10	t _{WC}	Write Cycle Time	25		35		45		55		70		ns
11	t _{AW}	Address Valid to End of Write	20		30		40		50		65		ns
12	t _{CW}	Chip Enable to End of Write	20		30		40		50		65		ns
13	t _{DW}	Data Valid to End of Write	15		20		25		25		30		ns
14	t _{DH}	Data Hold Time	3		3		3		3		3		ns
15	t _{WP}	Write Pulse Width	20		30		35		40		45		ns
16	t _{AS}	Address Set-up Time*	0		0		0		0		0		ns
17	t _{AH}	Address Hold Time	0		0		0		0		0		ns
18	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 6}		15		15		15		20		25	ns
19	t _{WLZ}	Write Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		5		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges												
No.	Symbol	Parameter	85ns		100ns		120ns		150ns		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
1	t _{RC}	Read Cycle Time	85		100		120		150		ns	
2	t _{AA}	Address Access Time		85		100		120		150		ns
3	t _{CO}	Chip Enable to Output Valid		85		100		120		150		ns
4	t _{OV}	Output Enable to Output Valid		60		60		60		70		ns
5	t _{OH}	Output Hold from Address Change	5		10		10		10		ns	
6	t _{CLZ}	Chip Enable to Output in LOW-Z ^{4, 6}	10		10		10		10		ns	
7	t _{OLZ}	Output Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		ns	
8	t _{CHZ}	Chip Enable to Output in HIGH-Z ^{4, 6}		30		35		40		50		ns
9	t _{OHZ}	Output Enable to Output in HIGH-Z ^{4, 6}		30		35		40		50		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ⁷												
No.	Symbol	Parameter	85ns		100ns		120ns		150ns		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
10	t _{WC}	Write Cycle Time	85		100		120		150		ns	
11	t _{AW}	Address Valid to End of Write	75		90		100		120		ns	
12	t _{CW}	Chip Enable to End of Write	75		90		100		120		ns	
13	t _{DW}	Data Valid to End of Write	35		40		50		60		ns	
14	t _{DH}	Data Hold Time	0		0		0		0		ns	
15	t _{WP}	Write Pulse Width	65		75		90		100		ns	
16	t _{AS}	Address Set-up Time*	0		0		0		0		ns	
17	t _{AH}	Address Hold Time	0		0		0		0		ns	
18	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 6}		30		35		40		50		ns
19	t _{WLZ}	Write Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		ns	


* Valid for both Read and Write Cycles.





NOTES:

1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of ± 500 mV from steady state voltage.
6. When \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when \overline{WE} is LOW.




ORDERING INFORMATION

DP PREFIX	S3232 DEVICE TYPE	V PACKAGE	- XXX SPEED	X GRADE	
					C COMMERCIAL 0°C to +70°C
					I INDUSTRIAL -40°C to +85°C
					M MILITARY -55°C to +125°C
					B* MIL-PROCESSED -55°C to +125°C
			25		25ns
			35		35ns
			45		45ns
			55		55ns
			70		70ns
			85		85ns
			100		100ns
			120		120ns
			150		150ns
		V			66-PIN PGA VERSAPAC
					CMOS SRAM 128KX8, 64KX16 OR 32KX32

* B grade modules can be constructed with 883 devices.

MECHANICAL DRAWING



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92641-1428
 (714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772