

CS1124

Dual Variable-Reluctance Sensor Interface IC

The CS1124 is a monolithic integrated circuit designed primarily to condition signals used to monitor rotating parts.

The CS1124 is a dual channel device. Each channel interfaces to a Variable Reluctance Sensor, and monitors the signal produced when a metal object is moved past that sensor. An output is generated that is a comparison of the input voltage and the voltage produced at the IN_{Adj} lead. The resulting square-wave is available at the OUT pin.

When the DIAG pin is high, the reference voltage at IN_{Adj} is increased. This then requires a larger signal at the input to trip the comparator, and provides for a procedure to test for an open sensor.

Features

- Dual Channel Capability
- Built-In Test Mode
- On-Chip Input Voltage Clamping
- Works from 5.0 V Supply
- Accurate Built-In Hysteresis
- Pb-Free Packages are Available




Figure 1. Block Diagram




ON Semiconductor®

<http://onsemi.com>




SOIC-8
CASE 751

MARKING DIAGRAM



CS1124 = Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

MAXIMUM RATINGS

| Rating | Value | Unit |
|--|------------------------------------|----------|
| Storage Temperature Range | -65 to 150 | °C |
| Ambient Operating Temperature | -40 to 125 | °C |
| Supply Voltage Range (continuous) | -0.3 to 7.0 | V |
| Input Voltage Range (at any input, R1 = R2 = 22 k) | -250 to 250 | V |
| Maximum Junction Temperature | 150 | °C |
| ESD Susceptibility (Human Body Model) | 2.0 | kV |
| Lead Temperature Soldering: | Reflow: (SMD styles only) (Note 1) | 230 peak |
| | | °C |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. 60 second maximum above 183°C.

ELECTRICAL CHARACTERISTICS (4.5 V < V_{CC} < 5.5 V, -40°C < T_A < 125°C, V_{DIAG} = 0; unless otherwise specified.)

| Characteristic | Test Conditions | Min | Typ | Max | Unit |
|----------------|-----------------|-----|-----|-----|------|
|----------------|-----------------|-----|-----|-----|------|

V_{CC} SUPPLY

| | | | | | |
|--------------------------|-------------------------|---|---|-----|----|
| Operating Current Supply | V _{CC} = 5.0 V | - | - | 5.0 | mA |
|--------------------------|-------------------------|---|---|-----|----|

Sensor Inputs

| | | | | | |
|--|---|-----------------------|-----------------------|------|------|
| Input Threshold – Positive | V _{DIAG} = Low | 135 | 160 | 185 | mV |
| | V _{DIAG} = High | 135 | 160 | 185 | mV |
| Input Threshold – Negative | V _{DIAG} = Low | -185 | -160 | -135 | mV |
| | V _{DIAG} = High | 135 | 160 | 185 | mV |
| Input Bias Current (INP1, INP2) | V _{IN} = 0.336 V | -16 | -11 | -6.0 | μA |
| Input Bias Current (DIAG) | V _{DIAG} = 0 V | - | - | 1.0 | μA |
| Input Bias Current Factor (K _i) (I _{NAdj} = INP × K _i) | V _{IN} = 0.336 V, V _{DIAG} = Low | - | 100 | - | %INP |
| | V _{IN} = 0.336 V, V _{DIAG} = High | 152 | 155 | 157 | %INP |
| Bias Current Matching | INP1 or INP2 to I _{NAdj} , V _{IN} = 0.336 V | -1.0 | 0 | 1.0 | μA |
| Input Clamp – Negative | I _{IN} = -50 μA | -0.5 | -0.25 | 0 | V |
| | I _{IN} = -12 mA | -0.5 | -0.30 | 0 | V |
| Input Clamp – Positive | I _{IN} = +12 mA | 5.0 | 7.0 | 9.0 | V |
| Output Low Voltage | I _{OUT} = 1.6 mA | - | 0.2 | 0.4 | V |
| Output High Voltage | I _{OUT} = -1.6 mA | V _{CC} - 0.5 | V _{CC} - 0.2 | - | V |
| Mode Change Time Delay | - | 0 | - | 20 | μs |
| Input to Output Delay | I _{OUT} = 1.0 mA | - | 1.0 | 20 | μs |
| Output Rise Time | C _{LOAD} = 30 pF | - | 0.5 | 2.0 | μs |
| Output Fall Time | C _{LOAD} = 30 pF | - | 0.05 | 2.0 | μs |
| Open-Sensor Positive Threshold | V _{DIAG} = High, R _{IN(Adj)} = 40 k. Note 2 | 29.4 | 54 | 86.9 | kΩ |

Logic Inputs

| | | | | | |
|---------------------------|---|-----------------------|----|-----------------------|----|
| DIAG Input Low Threshold | - | - | - | 0.2 × V _{CC} | V |
| DIAG Input High Threshold | - | 0.7 × V _{CC} | - | - | V |
| DIAG Input Resistance | V _{IN} = 0.3 × V _{CC} , V _{CC} = 5.0 V | 8.0 | 22 | 70 | kΩ |
| | V _{IN} = V _{CC} , V _{CC} = 5.0 V | 8.0 | 22 | 70 | kΩ |

2. This parameter is guaranteed by design, but not parametrically tested in production.

CS1124

PACKAGE PIN DESCRIPTION

| PIN # SOIC-8 | PIN SYMBOL | FUNCTION |
|-----------------|-------------------|---|
| 1 | IN _{Adj} | External resistor to ground that sets the trip levels of both channels. Functions for both diagnostic and normal mode |
| 2 | IN1 | Input to channel 1 |
| 3 | IN2 | Input to channel 2 |
| 4 | GND | Ground |
| 5 | DIAG | Diagnostic mode switch. Normal mode is low |
| 6 | OUT2 | Output of channel 2 |
| 7 | OUT1 | Output of channel 1 |
| 8 | V _{CC} | Positive 5.0 volt supply input |

ORDERING INFORMATION

| Device | Package | Shipping† |
|-------------|------------------------|-----------------|
| CS1124YD8 | SOIC-8 NB | 96 Units / Rail |
| CS1124YD8G | SOIC-8 NB (Pb-Free) | 96 Units / Rail |
| CS1124YDR8 | SOIC-8 NB | 96 Units / Rail |
| CS1124YDR8G | SOIC-8 NB (Pb-Free) | 96 Units / Rail |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 2. Application Diagram

THEORY OF OPERATION

NORMAL OPERATION

Figure 2 shows one channel of the CS1124 along with the necessary external components. Both channels share the IN_{Adj} pin as the negative input to a comparator. A brief description of the components is as follows:

V_{RS} – Ideal sinusoidal, ground referenced, sensor output – amplitude usually increases with frequency, depending on loading.

R_{RS} – Source impedance of sensor.

$R1/R_{Adj}$ – External resistors for current limiting and biasing.

$INP1/IN_{Adj}$ – Internal current sources that determine trip points via $R1/R_{Adj}$.

COMP1 – Internal comparator with built-in hysteresis set at 160 mV.

OUT1 – Output 0 V – 5.0 V square wave with the same frequency as V_{RS} .

By inspection, the voltage at the (+) and (–) terminals of COMP1 with $V_{RS} = 0V$ are:

$$V^+ = INP1(R1 + R_{RS}) \quad (1)$$

$$V^- = IN_{Adj} \times R_{Adj} \quad (2)$$

As V_{RS} begins to rise and fall, it will be superimposed on the DC biased voltage at V^+ .

$$V^+ = INP1(R1 + R_{RS}) + V_{RS} \quad (3)$$

To get comparator COMP1 to trip, the following condition is needed when crossing in the positive direction,

$$V^+ > V^- + V_{HYS} \quad (4)$$

(V_{HYS} is the built-in hysteresis set to 160 mV), or when crossing in the negative direction,

$$V^+ < V^- - V_{HYS} \quad (5)$$

Combining equations 2, 3, and 4, we get:

$$INP1(R1 + R_{RS}) + V_{RS} > IN_{Adj} \times R_{Adj} + V_{HYS} \quad (6)$$

therefore,

$$V_{RS(+TRP)} < IN_{Adj} \times R_{Adj} - INP1(R1 + R_{RS}) + V_{HYS} \quad (7)$$

It should be evident that tripping on the negative side is:

$$V_{RS(-TRP)} < IN_{Adj} \times R_{Adj} - INP1(R1 + R_{RS}) - V_{HYS} \quad (8)$$

In normal mode,

$$INP1 = IN_{Adj} \quad (9)$$

We can now re-write equation (7) as:

$$V_{RS(+TRP)} > INP1(R_{Adj} - R1 - R_{RS}) + V_{HYS} \quad (10)$$

By making

$$R_{Adj} = R1 + R_{RS} \quad (11)$$

you can detect signals with as little amplitude as V_{HYS} .

A design example is given in the applications section.

OPEN SENSOR PROTECTION

The CS1124 has a DIAG pin that when pulled high (5.0 V), will increase the IN_{Adj} current source by roughly 50%.

Equation (7) shows that a larger $V_{RS(+TRP)}$ voltage will be needed to trip comparator COMP1. However, if no V_{RS} signal is present, then we can use equations 1, 2, and 4 (equation 5 does not apply in this mode) to get:

$$INP1(R1 + R_{RS}) > INP1 \times K_I \times R_{Adj} + V_{HYS} \quad (12)$$

Since R_{RS} is the only unknown variable we can solve for R_{RS} .

$$R_{RS} = \frac{INP1 \times K_I \times R_{Adj} + V_{HYS}}{INP1} - R1 \quad (13)$$

Equation (13) shows that if the output switches states when entering the diag mode with $V_{RS} = 0$, the sensor impedance must be greater than the above calculated value. This can be very useful in diagnosing intermittent sensor.

INPUT PROTECTION

As shown in Figure 2, an active clamp is provided on each input to limit the voltage on the input pin and prevent substrate current injection. The clamp is specified to handle ± 12 mA. This puts an upper limit on the amplitude of the sensor output. For example, if $R1 = 20$ k, then

$$V_{RS(MAX)} = 20 \text{ k} \times 12 \text{ mA} = 240 \text{ V}$$

Therefore, the $V_{RS(pk-pk)}$ voltage can be as high as 480 V.

The CS1124 will *typically* run at a frequency up to 1.8 MHz if the input signal does not activate the positive or negative input clamps. Frequency performance will be lower when the positive or negative clamps are active. *Typical* performance will be up to a frequency of 680 kHz with the clamps active.

CIRCUIT DESCRIPTION

Figure 3 shows the part operating near the minimum input thresholds. As the sin wave input threshold is increased, the low side clamps become active (Figure 4). Increasing the amplitude further (Figure 5), the high-side clamp becomes active. These internal clamps allow for voltages up to -250 V and 250 V on the sensor side of the setup (with $R1 = R2 = 22\text{ k}$) (reference the diagram page 1).

Figure 6 shows the effect using the diagnostic (DIAG) function has on the circuit. The input threshold (negative) is switched from a threshold of -160 mV to +160 mV when DIAG goes from a low to a high. There is no hysteresis when DIAG is high.




Figure 5. Low- and High-Side Clamps




Figure 3. Minimum Threshold Operation




Figure 6. Diagnostic Operation




Figure 4. Low-Side Clamp

APPLICATION INFORMATION

Referring to Figure 2, the following will be a design example given these system requirements:

$$R_{RS} = 1.5 \text{ k}\Omega \text{ (} > 12 \text{ k}\Omega \text{ is considered open)}$$

$$V_{RS(\text{MAX})} = 120 \text{ V}_{\text{pk}}$$

$$V_{RS(\text{MIN})} = 250 \text{ mV}_{\text{pk}}$$

$$F_{VRS} = 10 \text{ kHz @ } V_{RS(\text{MIN})} = 40 \text{ V}_{\text{pk-pk}}$$

1. Determine tradeoff between R1 value and power rating. (use 1/2 watt package)

$$P_D = \frac{\left(\frac{120}{\sqrt{2}}\right)^2}{R_1} < 1/2 \text{ W}$$

Set $R_1 = 15 \text{ k}$. (The clamp current will then be $120/15 \text{ k} = 8.0 \text{ mA}$, which is less than the 12 mA limit.)

2. Determine R_{Adj}

Set R_{Adj} as close to $R_1 + R_{RS}$ as possible.

Therefore, $R_{\text{Adj}} = 17 \text{ k}$.

3. Determine $V_{RS(+TRP)}$ using equation (7).

$$V_{RS(+TRP)} = 11\mu\text{A} \times 17 \text{ k} - 11\mu\text{A}(15 \text{ k} + 1.5 \text{ k}) + 160 \text{ mV}$$

$$V_{RS(+TRP)} = 166 \text{ mV typical} \\ \text{(easily meets } 250 \text{ mV minimum)}$$

4. Calculate worst case $V_{RS(+TRP)}$

Examination of equation (7) and the spec reveals the worst case trip voltage will occur when:

$$V_{\text{HYS}} = 180 \text{ mV}$$

$$I_{\text{NAdj}} = 16 \mu\text{A}$$

$$I_{\text{NP1}} = 15 \mu\text{A}$$

$$R_1 = 14.25 \text{ k (5\% low)}$$

$$R_{\text{Adj}} = 17.85 \text{ k (5\% High)}$$

$$V_{RS(+)}\text{MAX} = 16 \mu\text{A}(17.85 \text{ k}) \\ - 15\mu\text{A}(14.25 \text{ k} + 1.5 \text{ k}) + 180 \text{ mV} \\ = 229 \text{ mV}$$

which is still less than the 250 mV minimum amplitude of the input.

5. Calculate C1 for low pass filtering

Since the sensor guarantees $40 \text{ V}_{\text{pk-pk}} @ 10 \text{ kHz}$, a low pass filter using R_1 and C_1 can be used to eliminate high frequency noise without affecting system performance.

$$\text{Gain Reduction} = \frac{0.29 \text{ V}}{20 \text{ V}} = 0.0145 = -36.7 \text{ dB}$$

Therefore, a cut-off frequency, f_c , of 145 Hz could be used.

$$C_1 \leq \frac{1}{2\pi f_c R_1} \leq 0.07 \mu\text{F}$$

Set $C_1 = 0.047 \mu\text{F}$.

6. Calculate the minimum R_{RS} that will be indicated as an open circuit. (DIAG = 5.0 V)

Rearranging equation (7) gives

$$R_{RS} = \frac{\left[V_{\text{HYS}} + [I_{\text{NP1}} \times K_I \times R_{\text{Adj}}] - V_{RS(+TRP)} \right]}{I_{\text{NP1}}} - R_1$$

But, $V_{RS} = 0$ during this test, so it drops out.

Using the following as worst case Low and High:

| | Worst Case Low (R_{RS}) | Worst Case High (R_{RS}) |
|-------------------|---|--|
| I_{NAdj} | $23.6 \mu\text{A} = 15 \mu\text{A} \times 1.57$ | $10.7 \mu\text{A} = 7.0 \mu\text{A} \times 1.53$ |
| R_{Adj} | 16.15 k | 17.85 k |
| V_{HYS} | 135 mV | 185 mV |
| I_{NP1} | 16 μA | 6.0 μA |
| R_1 | 15.75 k | 14.25 k |
| K_I | 1.57 | 1.53 |

$$R_{RS} = \frac{135 \text{ mV} + 23.6 \mu\text{A} \times 16.15 \text{ k}}{16 \mu\text{A}} - 15.75 \text{ k} \\ = 16.5 \text{ k}$$

Therefore,

$$R_{RS(\text{MIN})} = 16.5 \text{ k (meets } 12 \text{ k system spec)}$$


and,

$$R_{RS(\text{MAX})} = \frac{185 \text{ mV} + 10.7 \mu\text{A} \times 17.85 \text{ k}}{6.0 \mu\text{A}} - 14.25 \text{ k} \\ = 48.4 \text{ k}$$

CS1124

PACKAGE DIMENSIONS


SOIC-8 NB
CASE 751-07
ISSUE AG



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC | | 0.050 BSC | |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0° | 8° | 0° | 8° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE THERMAL DATA

| Parameter | | SOIC-8NB | Unit |
|------------------|---------|----------|------|
| R _{θJC} | Typical | 45 | °C/W |
| R _{θJA} | Typical | 165 | °C/W |

ON Semiconductor and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA
Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada
Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>

Order Literature: <http://www.onsemi.com/litorder>

For additional information, please contact your
local Sales Representative.