

54VHC/74VHC374 • 54VHCT/74VHCT374 Octal D Flip-Flop with TRI-STATE® Outputs

General Description

The VHC/VHCT374 is an advanced high speed CMOS octal flip-flop with TRI-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input (\overline{OE}). When the \overline{OE} input is high, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V–7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.


Features

- High speed:
 - VHC $f_{MAX} = 185$ MHz (Typ) @ $V_{CC} = 5$ V
 - VHCT $f_{MAX} = 140$ MHz (Typ) @ $V_{CC} = 5$ V
- High noise immunity:
 - VHC $V_{NIH} = V_{NIL} = 28\%$ V_{CC} (Min)
 - VHCT $V_{IH} = 2.0$ V, $V_{IL} = 0.8$ V
- Operating voltage:
 - VHC $V_{CC} (opr) = 2$ V ~ 5.5 V
 - VHCT $V_{CC} (opr) = 4.5$ V ~ 5.5 V
- Power down protection:
 - VHC inputs only
 - VHCT inputs and outputs
- Low noise
 - VHC $V_{OLP} = 0.6$ V (typ)
 - VHCT $V_{OLP} = 0.8$ V (typ)
- Low power dissipation:
 - $I_{CC} = 4$ μ A (Max) @ $T_A = 25^\circ$ C
- Balanced propagation delays: $t_{PLH} \approx t_{PHL}$
- Pin and function compatible with 74HC/HCT374



NOTE:

MILITARY SPECIFICATIONS ARE PRELIMINARY

Logic Symbol



Connection Diagrams



Pin Names	Description
D ₀ –D ₇	Data Inputs
CP	Clock Pulse Input
\overline{OE}	TRI-STATE Output Enable Input
O ₀ –O ₇	TRI-STATE Outputs



TRI-STATE® is a registered trademark of National Semiconductor Corporation.


54VHC/74VHC374 • 54VHCT/74VHCT374 Octal D Flip-Flop with TRI-STATE Outputs

Functional Description


The VHC/VHCT374 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Truth Table

Inputs			Outputs
D_n	CP	\overline{OE}	O_n
H		L	H
L		L	L
X	X	H	Z

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance
 = LOW-to-HIGH Transition

Logic Diagram



TL/F/11538-3

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Voltage (V_{IN})	-0.5V to +7.0V
DC Output Voltage (V_{OUT})	-0.5V to $V_{CC} + 0.5V$
VHC	-0.5V to +7.0V
VHCT*	-0.5V to +7.0V
Input Diode Current (I_{IK})	-20 mA
Output Diode Current (VHC)	± 20 mA
(VHCT)	-20 mA
DC Output Current (I_{OUT})	± 25 mA
DC V_{CC} /GND Current (I_{CC})	± 75 mA
Storage Temperature (T_{STG})	-65°C to +150°C
Lead Temperature (T_L)	300°C
(Soldering, 10 seconds)	

* $V_{OUT} > V_{CC}$ only if output is in H or Z state.

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})	2.0V to +5.5V
VHC	4.5V to +5.5V
VHCT	
Input Voltage (V_{IN})	0V to +5.5V
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_{OPR})	
54 VHC/VHCT	-55°C to +125°C
74 VHC/VHCT	-40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 3.3V \pm 0.3V$ (VHC only)	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

DC Characteristics for 'VHC Family Devices

Symbol	Parameter	V_{CC} (V)	74VHC			54VHC		74VHC		Units	Conditions
			$T_A = 25^\circ C$			$T_A = -55^\circ C$ to +125°C		$T_A = -40^\circ C$ to +85°C			
			Min	Typ	Max	Min	Max	Min	Max		
V_{IH}	High Level Input Voltage	2.0 3.0-5.5	1.50 0.7 V_{CC}		1.50 0.7 V_{CC}		1.50 0.7 V_{CC}		V		
V_{IL}	Low Level Input Voltage	2.0 3.0-5.5		0.50 0.3 V_{CC}		0.50 0.3 V_{CC}		0.50 0.3 V_{CC}	V		
V_{OH}	High Level Output Voltage	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5	1.9 2.9 4.4		1.9 2.9 4.4		V	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -50 \mu A$
		3.0 4.5	2.58 3.94		2.40 3.70		2.48 3.80		V		$I_{OH} = -4$ mA $I_{OH} = -8$ mA
V_{OL}	Low Level Output Voltage	2.0 3.0 4.5		0.0 0.0 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 50 \mu A$
		3.0 4.5		0.36 0.36		0.50 0.50		0.44 0.44	V		$I_{OL} = 4$ mA $I_{OL} = 8$ mA
I_{OZ}	TRI-STATE Output Off-State Current	5.5		± 0.25		± 10.0		± 2.5	μA	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	
I_{IN}	Input Leakage Current	0-5.5		± 0.1		± 1.0		± 1.0	μA	$V_{IN} = 5.5V$ or GND	
I_{CC}	Quiescent Supply Current	5.5		4.0		160.0		40.0	μA	$V_{IN} = V_{CC}$ or GND	

DC Characteristics for 'VHC Family Devices

Symbol	Parameter	V _{CC} (V)	74VHC		54VHC	74VHC	Units	Conditions
			T _A = 25°C		T _A = -55°C to +125°C	T _A = -40°C to +85°C		
			Typ	Limits	Limits	Limits		
**V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	0.6	0.9			V	C _L = 50 pF
**V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-0.9			V	C _L = 50 pF
**V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0		3.5			V	C _L = 50 pF
**V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0		1.5			V	C _L = 50 pF

**Parameter guaranteed by design.

DC Characteristics for 'VHCT Family Devices

Symbol	Parameter	V _{CC} (V)	74VHCT			54VHCT	74VHCT	Units	Conditions
			T _A = 25°C			T _A = -55°C to +125°C	T _A = -40°C to +85°C		
			Min	Typ	Max	Min	Max		
V _{IH}	High Level Input Voltage	4.5 5.5	2.0 2.0			2.0 20	V		
V _{IL}	Low Level Input Voltage	4.5 5.5		0.8 0.8		0.8 0.8	V		
V _{OH}	High Level Output Voltage	4.5	3.15	3.65		3.15	V	V _{IN} = V _{IH} I _{OH} = -50 μA	
			2.5			2.4	V	or V _{IL} I _{OH} = -8 mA	
V _{OL}	Low Level Output Voltage	4.5	0.0	0.1		0.1	V	V _{IN} = V _{IH} I _{OL} = 50 μA	
				0.36		0.44	V	or V _{IL} I _{OL} = 8 mA	
I _{OZ}	TRI-STATE Output Off-State Current	5.5		±0.25		±2.5	μA	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	
I _{IN}	Input Leakage Current	0-5.5		±0.1		±1.0	μA	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5		4.0		40.0	μA	V _{IN} = V _{CC} or GND	
I _{CC(T)}	Maximum I _{CC} /Input	5.5		1.35		1.50	mA	V _{IN} = 3.4V Other inputs = V _{CC} or GND	
I _{OPD}	Output Leakage Current (Power Down State)	0.0		±0.5		+5.0	μA	V _{OUT} = 5.5V	

DC Characteristics for 'VHCT Family Devices

Symbol	Parameter	V _{CC} (V)	74VHCT		54VHCT	74VHCT	Units	Conditions
			T _A = 25°C		T _A = -55°C to +125°C	T _A = -40°C to +85°C		
			Typ	Limits	Limits	Limits		
**V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	0.8	1.2			V	C _L = 50 pF
**V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.8	-1.2			V	C _L = 50 pF
**V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0		2.0			V	C _L = 50 pF
**V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0		0.8			V	C _L = 50 pF

**Parameter guaranteed by design.

AC Electrical Characteristics for 'VHC Family Devices

Symbol	Parameter	V _{CC} (V)	74VHC			54VHC		74VHC		Units	Conditions
			T _A = 25°C			T _A = -55°C to +125°C		T _A = -40°C to +85°C			
			Min	Typ	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay Time (CP to O _n)	3.3 ± 0.3	8.1	12.7			1.0	15.0	ns	C _L = 15 pF C _L = 50 pF	
			10.6	16.2			1.0	18.5			
		5.0 ± 0.5	5.4	8.1			1.0	9.5	ns		
			6.9	10.1			1.0	11.5			
t _{pZL} t _{pZH}	TRI-STATE Output Enable Time	3.3 ± 0.3	7.1	11.0			1.0	13.0	ns	R _L = 1 kΩ C _L = 15 pF C _L = 50 pF	
			9.6	14.5			1.0	16.5			
		5.0 ± 0.5	5.1	7.6			1.0	9.0	ns		
			6.6	9.6			1.0	11.0			
t _{PLZ} t _{PHZ}	TRI-STATE Output Disable Time	3.3 ± 0.3	10.2	14.0			1.0	16.0	ns	R _L = 1 kΩ C _L = 50 pF	
		5.0 ± 0.5	6.1	8.8			1.0	10.0			
t _{OSLH} t _{OSSL}	Output to Output Skew	3.3 ± 0.3		1.5			1.5		ns	(Note 1) C _L = 50 pF	
		5.0 ± 0.5		1.0			1.0				
f _{MAX}	Maximum Clock Frequency	3.3 ± 0.3	80	130			70		MHz	C _L = 15 pF C _L = 50 pF C _L = 15 pF C _L = 50 pF	
			55	85			50				
		5.0 ± 0.5	130	185			110				
			85	120			75				
C _{IN}	Input Capacitance		4	10			10	pF	V _{CC} = Open		

AC Electrical Characteristics for 'VHC Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74VHC			54VHC		74VHC		Units	Conditions
			T _A = 25°C			T _A = -55°C to +125°C		T _A = -40°C to +85°C			
			Min	Typ	Max	Min	Max	Min	Max		
C _{OUT}	Output Capacitance		6						pF	V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance		32						pF	(Note 2)	

Note 1: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH\ max} - t_{PLH\ min}|$; $t_{OSHL} = |t_{PHL\ max} - t_{PHL\ min}|$

Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC\ (opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD (total)} = 20 + 12n.

AC Operating Requirements for 'VHC Family Devices

Symbol	Parameter	V _{CC} (V)	74VHC			54VHC		74VHC		Units	Conditions
			T _A = 25°C			T _A = -55°C to +125°C		T _A = -40°C to +85°C			
			Min	Typ	Max	Min	Max	Min	Max		
t _{w(H)} t _{w(L)}	Minimum Pulse Width (CP)	3.3 ± 0.3	5.0					5.5	ns		
		5.0 ± 0.5	5.0					5.0			
t _S	Minimum Set-Up Time	3.3 ± 0.3	4.5					4.5	ns		
		5.0 ± 0.5	3.0					3.0			
t _H	Minimum Hold Time	3.3 ± 0.3	2.0					2.0	ns		
		5.0 ± 0.5	2.0					2.0			

AC Electrical Characteristics for 'VHCT Family Devices

Symbol	Parameter	V _{CC} (V)	74VHCT			54VHCT		74VHCT		Units	Conditions
			T _A = 25°C			T _A = -55°C to +125°C		T _A = -40°C to +85°C			
			Min	Typ	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay Time	5.0 ± 0.5	5.6	9.4			1.0	10.5	ns	C _L = 15 pF C _L = 50 pF	
			6.4	10.4			1.0	11.5			
t _{PZL} t _{PZH}	TRI-STATE Output Enable Time	5.0 ± 0.5	6.5	10.2			1.0	11.5	ns	R _L = 1 kΩ C _L = 50 pF	
			7.3	11.2			1.0	12.5			
t _{PLZ} t _{PHZ}	TRI-STATE Output Disable Time	5.0 ± 0.5	7.0	11.2			1.0	12.0	ns	R _L = 1 kΩ C _L = 50 pF	
t _{OSLH} t _{OSHL}	Output to Output Skew	5.0 ± 0.5	1.0					1.0		(Note 1)	
f _{MAX}	Maximum Clock Frequency	5.0 ± 0.5	90	140			80		MHz	C _L = 15 pF C _L = 50 pF	
			85	130			75				
C _{IN}	Input Capacitance		4	10			10	pF		V _{CC} = Open	

AC Electrical Characteristics for 'VHCT Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74VHCT			54VHCT		74VHCT		Units	Conditions
			T _A = 25°C			T _A = -55°C to +125°C		T _A = -40°C to +85°C			
			Min	Typ	Max	Min	Max	Min	Max		
C _{OUT}	Output Capacitance		9						pF	V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance		27						pF	(Note 2)	

Note 1: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH\ max} - t_{PLH\ min}|$; $t_{OSHL} = |t_{PHL\ max} - t_{PHL\ min}|$


Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC\ (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per F/F).

AC Operating Requirements for 'VHCT Family Devices

Symbol	Parameter	V _{CC} (V)	74VHC			54VHC		74VHC		Units	Conditions
			T _A = 25°C			T _A = -55°C to +125°C		T _A = -40°C to +85°C			
			Min	Typ	Max	Min	Max	Min	Max		
t _{W(H)} t _{W(L)}	Minimum Pulse Width (CP)	5.0 ± 0.5	6.5					6.5		ns	
t _S	Minimum Set-up Time	5.0 ± 0.5	2.5					2.5		ns	
t _H	Minimum Hold Time	5.0 ± 0.5	2.5					2.5			


Ordering Information

The device number is used to form part of a simplified purchasing code, where the package type and temperature range are defined as follows:




6501126 0070189 98T


Physical Dimensions inches (millimeters)




Top View



Side View



Bottom View




Detail A


20-Lead Ceramic Leadless Chip Carrier, Type C (L)
Order Number 54VHC374E/883 or 54VHCT374E/883
NS Package Number E20A

E20A (REV D)

Physical Dimensions inches (millimeters) (Continued)




20-Lead Ceramic Dual-In-Line Package (D)
 Order Number 54VHC374J/883 or 54VHCT374J/883
 NS Package Number J20A




20-Lead Small Outline Integrated Circuit—JEDEC SOIC (M)
 Order Number 74VHC374M, 74VHC374MX, 74VHCT374M or 74VHCT374MX
 NS Package Number M20B

Physical Dimensions inches (millimeters) (Continued)




20-Lead Plastic EIAJ SOIC (SJ)
Order Number 74VHC374SJ, 74VHC374SJX, 74VHCT374SJ or 74VHCT374SJX
NS Package Number M20D



20-Lead Shrink Small Outline EIAJ SSOP Type I (MSC)
Order Number 74VHC374MSCX or 74VHCT374MSCX
NS Package Number MSC20


Physical Dimensions inches (millimeters) (Continued)



20-Lead Plastic EIAJ TSSOP Type 1 (MTC)
Order Number 74VHC374MTC, 74VHC374MTCX, 74VHCT374MTC or 74VHCT374MTCX
NS Package Number MTC20

Physical Dimensions inches (millimeters) (Continued)

Lit. # 118090-002



20-Lead Cerpack (F)
Order Number 54VHC374W/883 or 54VHCT374W/883
NS Package Number W20A

W20A (REV E)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 2900 Semiconductor Drive
 P.O. Box 58090
 Santa Clara, CA 95052-8090
 Tel: (800) 272-9959
 TWX: (910) 339-9240

National Semiconductor GmbH
 Industriestrasse 10
 D-82256 Fürstenfeldbruck
 Germany
 Tel: (0-81-41) 103-0
 Telex: 527649
 Fax: (0-81-41) 10-35-06

National Semiconductor Japan Ltd.
 Sumitomo Chemical
 Engineering Center
 Bldg. 7F
 1-7-1, Nakase, Mihama-Ku
 Chiba-City,
 Chiba Prefecture 261
 Tel: (043) 299-2300
 Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd.
 19th Floor, Straight Block
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 737-1600
 Telex: 51292 NSHKL
 Fax: (852) 736-9860

National Semiconductores Do Brazil Ltda.
 Av. Brig. Faria Lima, 1409
 8 Andar
 Cap-01451, Paulistano,
 Sao Paulo, SP, Brazil
 Tel: (55-11) 212-6066
 Telex: 391-1131931 NSBR BR
 Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty. Ltd.
 16 Business Park Dr.
 Notting Hill, VIC 3168
 Australia
 Tel: (3) 558-9999
 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without

12

43942