

CMOS 16-Bit

Microprogrammed ALU

Features

- Fast
 - 35-ns worst-case propagation delay, I to Y
- Low power CMOS
 - I_{CC} (max. at 10 MHz) = 145 mA (commercial)
 - —I_{CC} (max. static) = 68 mA (commercial)
- V_{CC} margin 5V ±10%
 - All parameters guaranteed over commercial and military operating temperature range
- Instruction set and architecture optimized for high-speed controller applications


- CY7C9117 separate I/O
 - One and two operand arithmetic and logical operations
 - Bit manipulation, field insertion/ extraction instructions
 - Eleven types of instructions
- Immediate instruction capability
- 16-bit barrel shifter capability
- 32-word x 16-bit register file
- 8-bit status register
 - Four ALU status bits
 - --- Link bit and three user-definable status bits
- Capable of withstanding greater than 2001V static discharge voltage

 Pin compatible and functionally equivalent to 29116, 29116A, 29C116, 29117, 29117A, 29C117

Functional Description

The CY7C9115, CY7C9116, and CY7C9117 are high-speed 16-bit microprogrammed Arithmetic and Logic Units (ALUs).

The architecture and instruction set of the devices are optimized for peripheral controller applications such as disk controllers, graphics controllers, communications controllers, and modems. When used with the CY7C517 multiplier, the CY7C9115, CY7C9116, and CY7C9117 also support microprogrammed processor applications.





Functional Description (continued)


The CY7C9115, CY7C9116, and CY7C9117 (shown in the block diagrams) consist of a 32-word by 16-bit single-port RAM register file, a 16-bit arithmetic unit and logic unit, an instruction latch and decoder, a data latch, an accumulator register, a 16-bit barrel shifter, a priority encoder, a status register, a condition code generator and multiplexer, and three-state output buffers.

The instruction set of the CY7C9115, CY7C9116, and CY7C9117 can be divided into eleven instruction types: single-operand, two-operand, single-bit shifts, rotate and merge, rotate and compare, rotate by n-bits, bit-oriented instructions, priori-

tize, Cyclic Redundancy Check (CRC), status, and NO-OP. Instruction execution occurs in a single clock cycle except for Immediate Instructions, which require two clock cycles to execute.

The CY7C9116 and CY7C9117 are pin-compatible, functional equivalents of the industry-standard 29116, 29116A, 29C116, 29117, 29117A, and 29C117 with improved performance.

Fabricated in an advanced 1.2-micron, two-level metal CMOS process, the CY7C9115, CY7C9116, and CY7C9117 eliminate latch-up, have ESD protection greater than 2001V, and achieve superior performance with low power dissipation.





Selection Guide

		7C9115-35 7C9116-35 7C9117-35	7C9115-40, 45 7C9116-40, 45 7C9117-40, 45	7C9115-65 7C9116-65 7C9117-65	7C9115-79 7C9116-79 7C9117-79
Worst-Case I - Y	Commercial	35	45	65	
Propagation Delay (ns)	Military		40	65	79
Maximum Operating	Commercial	145	145	145	
Current @ 10 MHz (mA)	Military		166	166	166



Pin Configurations








Pin Configurations (continued)

LCC/PLCC Top View



7C9115-7

68 PGA Top View

		51	49	47	45	44	42	40	38	36	
		D ₈	Y ₁₄	GND	D ₁₀	D ₁₁	T ₁	GND	D ₁₄	Тэ	
ſ	53	52	50	48	46	43	41	39	37	35	34
	Y11	Y ₁₂	Y ₁₃	¥ ₁₅	Dg	D ₁₂	T ₂	D ₁₃	D ₁₅	T ₄	OΕτ
ſ	55	54		-						33	32
l	DLE	GND	L								SRE
ı	57	56		Ī							30
l	Yg	Y ₁₀			IEN	CP-					
ſ	59	58			29	28					
	vcc	Y ₈							l ₀	4	
ſ	60	61			26	27					
	NC	Y ₇			l ₃	12					
ſ	62	63								25	24
ı	ŌĒY	GND							lą.	Vcc	
	64	65								22	23
l	Y ₆	Y ₅							15	GND	
I	66	67								20	21
l	Y4	D ₇								17	l ₈
I	68	49	51	53	55	57	12	14	16	18	19
l	Y3	Y ₂	Yo	D ₆	D ₄	D ₂	l ₁₅ .	113	111	lg	le
		50	52	54	56	58	59	13	15	17	
	-	Υ1	GND	D ₅	D ₃	D ₁	D ₀	114	112	110	

7C9115-6



Description of Architecture

The CY7C9115, CY7C9116, and CY7C9117 are 16-bit microprogrammed arithmetic and logic units comprised of the following sections (see block diagram):

- 32-Word x 16-Bit Register File
- Data Latch
- Instruction Latch and Decoder
- Accumulator
- Logic Unit with a 16-Bit Barrel Shift Capability
- Arithmetic Unit
- Priority Encoder
- Condition Code Generator and Multiplexer
- Status Register
- Output Buffers

32-Word x 16-Bit Register File

The 32-word x 16-bit register file is a single-port RAM with a 16-bit latch at the output. The latch is transparent while CP is HIGH and latched when CP is LOW. If IEN is LOW and the current instruction specifies the RAM at its destination, data is written into the RAM while CP is LOW. Word instructions write into all 16 bits of the RAM word addressed; byte instructions write into only the lower eight bits.

Use of an external multiplexer on five of the instruction inputs makes it possible to select separate read and write addresses for the same Non-immediate Instruction. Immediate Instructions do not allow this two-address operation for the 7C9115 and 7C9116. The 7C9117 does support two-address Immediate Instructions.

Data Latch

The data latch holds the 16-bit input to the CY7C9115, CY7C9116, and CY7C9117 from the Y (bidirectional) bus for the 7C9115 and 7C9116 and the data bus for the 7C9117. When DLE is HIGH, the latch is transparent, and it is latched when DLE is LOW.

Instruction Latch and Decoder

The 16-bit instruction latch is always transparent, except when Immediate Instructions are executed. The Instruction Decoder decodes the instruction inputs into the internal signals which control the CY7C9115, CY7C9116, and CY7C9117. All instructions other than Immediate Instructions execute in a single clock cycle.

Execution of Immediate Instructions takes two clock cycles. During the first clock cycle, the Instruction Decoder identifies the instruction as an Immediate Instruction and the Instruction Latch

Static Discharge Voltage (Per MIL-STD-883 Method 3015)	>2001V
Latch-Up Current (Outputs)	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ±10%
Military ^[1]	- 55°C to +125°C	5V ±10%

Notes:

1. TA is the "instant on" case temperature.

captures the instruction at the instruction inputs. For Immediate Instructions, the data at the instruction inputs during the second clock cycle is used as one of the operands for the Immediate Instruction specified during the first clock cycle. Upon completion of the Immediate Instruction (the end of the second clock cycle), the Instruction Latch again becomes transparent.

Accumulator

The accumulator is a 16-bit edge-triggered register. If the IEN is LOW and the current instruction specifies the accumulator as its destination, the accumulator accepts Y-input data at the clock LOW-to-HIGH transition. Word instructions write into all 16 bits of the accumulator, byte instructions write into the lower eight bits.

16-Bit Barrel Shifter

The barrel shifter can rotate data input to it from either the register file, the accumulator, or the data latch from 0 to 15 bit positions. In word mode, the barrel shifter rotates a 16-bit word; in byte mode, it only affects the lower eight bits. The barrel shifter is used as one of the ALU inputs.

Arithmetic and Logic Unit

The CY7C9115, CY7C9116, and the CY7C9117 have an arithmetic unit and a logic unit. The arithmetic unit is capable of operating on one or two operands while the logic unit is capable of operating on one, two, or three operands. The two units in parallel are able to execute the one and two operand instructions such as pass, complement, two's complement, add, subtract, AND, OR, EXOR, NAND, NOR, and EXNOR. Three operand instructions include rotate/merge and rotate/masked compare. There are three data types supported by the CY7C9115, CY7C9116, and CY7C9117; bit, byte, and 16-bit word.

All arithmetic and logic unit operations can be performed in either word or byte mode, with byte instructions performed only on the lower eight bits.

Three status outputs are generated by the arithmetic unit: carry (C), negative (N), and overflow (OVR). A zero flag (Z) detects a zero condition, though this flag is not generated by the arithmetic unit or the logic unit. These flags are generated in either word or byte mode, as appropriate.

The arithmetic unit uses full carry look-ahead across all 16 bits during arithmetic operations. The carry input to the arithmetic unit comes from the carry multiplexer, which can select either zero, one, or a stored carry bit (QC) from the status register. Multiprecision arithmetic uses QC as the carry input.



Description of Architecture (continued) **Priority Encoder**

The priority encoder generates a binary-weighted code based on the location of the highest order ONE in its input word or byte. The operand to be prioritized may be ANDed with a mask to eliminate certain bits from the priority encoding. This masking is performed by the logic unit.

In word mode, the output is a binary one if bit 15 is the first (unmasked) HIGH encountered, a binary two if bit 14 is the first HIGH and so on. If bit 0 is the only HIGH, the output of the priority encoder is binary 16. If no bits are HIGH, a binary zero is output.

In byte mode, only bits 7 through 0 are examined. Bit 7 HIGH produces a binary one, bit 6 a binary two, and so on. If bit 0 is the only HIGH, a binary eight is output; if no bits are HIGH, a binary zero is output.

Condition Code Generator and Multiplexer

The twelve condition code test signals are generated in this section. The multiplexer selects one of these twelve and places it at the CT output. The multiplexer is addressed by either using the Test Instruction or by using the bidirectional T bus as an input. The test instruction specifies the test condition to be placed at the CT output, but it does not allow an ALU operation at the same time. Using the T bus as input, the CY7C9115, CY7C9116, and CY7C9117 may simultaneously test and execute an instruction. The test instruction lines $(\mathbf{I_4}-\mathbf{I_0})$ take precedence over $\mathbf{T_4}-\mathbf{T_1}$ for testing status.

Status Register

The 8-bit status word is held by the status register. The status register is updated at the end of all instructions except NO-OP, Save Status, and Test Status, provided the status register enable (\overline{RE}) and instruction enable (\overline{IEN}) are both LOW. The status register is inhibited from changing if either \overline{SRE} or \overline{IEN} are HIGH.

The lower four status bits are the ALU status: OVR (overflow), N (negative), C (carry), and Z (zero). The upper four bits are a link bit and three user-defined status bits (Flag1, Flag2, Flag3).

As stated above, when IEN and SRE are LOW, the status register is updated at the end of all instructions other than NO-OP, Save Status, and Test Status. The lower four status bits are updated under the above conditions, with the additional exception of when IEN and SRE are LOW and the Status Set/Reset instruction is performed on the upper four bits. When IEN and SRE are LOW, the upper four status bits are only changed during their corresponding Status Set/Reset instructions and during Status Load instructions in word mode. The Link-Status bit is also updated after every shift instruction.

The status register can be loaded via the internal Y bus; it can also be selected as a source for the internal Y bus. Loading the status register in word mode updates all eight bits of the status register. In byte mode, only the lower four bits are updated.

Using the status register as a source in the word mode loads all eight bits into the lower byte of the destination; the upper byte is zero-filled. In byte mode, the status register loads the lower byte of the destination; however the upper byte is unchanged. Interrupt and subroutine processing is facilitated by this store/load combination, which allows saving and restoring the status register. The lower four bits of the status register can be read directly by outputting them to the T_4-T_1 outputs. These outputs are enabled when OE_T is HIGH.

Output Buffers

Two sets of bidirectional buses exist on the CY7C9115 and CY7C9116. The bidirectional Y bus (16 bits) is controlled by \overline{OE}_Y . The three state outputs are enabled when \overline{OE}_Y is LOW, they are at high impedance when \overline{OE}_Y is HIGH. This will allow data to be input to the data latch from the external world. The second bidirectional bus is the four-bit T bus. These three-state buffers are enabled by a HIGH on OE_T which will output the internal ALU status bits (OVR, N, C, Z). If OE_T is LOW, the T outputs are at high impedance, and a test condition can be input on the T bus to determine the CT output.

The 7C9117 has separate Y bus output and Data Input buses. All other pins are functionally equivalent to the 7C9115 and 7C9116.



Pin Definitions

I III WYAIL	HOLOE				
Signal Name	I/O	Description	Signal Name	I/O	Description
Y ₁₅ - Y ₀	I/O	Data Input/Output. These bidirectional lines are used to directly load the 16-bit data latch when \overline{OE}_Y is HIGH. When \overline{OE}_Y is LOW, the arithmetic unit or the logic unit output data is output on $Y_{15}-Y_0$.	SRE	I	Status Register Enable. The Status Register is updated at the end of all instructions except NO-OP, Save Status, and Test Status when SRE and IEN are both LOW. The Status Register is inhibited from changing when either SRE or IEN are HIGH.
$I_{15} - I_0$	I	Instruction Word. This 16-bit word selects the function performed by the 7C911X. These lines are also used to input data when executing Immediate Instructions.	ŌĒ _Y	I	Y Output Enable. This controls the 16-bit $Y_{15} - Y_0 I/O$ port. When \overline{OE}_Y is LOW, the Y outputs are enabled, when \overline{OE}_Y is HIGH, the Y outputs are disabled (high impedance).
$T_4 - T_1$	I/O	Status Input/Output. These bidirectional pins are used to output the lower four status bits (OVR, N, C, and Z) when OE_T is HIGH. When OE_T is LOW, these lines are used as	OE _T	I	T Output Enable. The four-bit T outputs are enabled when OE_T is HIGH; they are disabled (high impedance) when OE_T is LOW.
		inputs to generate the conditional test (CT) output.	CP .	I	Clock Pulse. The RAM output latch is transparent when CP is HIGH; the RAM output is
СТ	0	Conditional Test. One of twelve condition code signals is selected by the condition code multiplexer to be placed on the CT output. CT = HIGH for a pass condition; CT = LOW for a fail condition.			latched when CP goes LOW. If IEN is LOW and the current instruction specifies the RAM as the destination, then data is written into the RAM while CP is LOW. If IEN is LOW, the Accumulator and Status Register will accept data at the clock LOW to HIGH
DLE	I	Data Latch Enable. The 16-bit data latch is transparent when DLE is HIGH and latched when DLE is LOW.			transition. The instruction latch becomes transparent upon exiting an Immediate In- struction during a LOW to HIGH clock tran-
IEN	I	Instruction Enable. The following occurs with IEN LOW: Data may be written into the RAM when the clock is LOW, the accumulator can accept data during the clock LOW to	$\mathbf{D}_{15} - \mathbf{D}_0$	I	sition. These input lines are used to directly load the data latch.
		HIGH transition, and the Status Register can be updated when SRE is LOW. If IEN is HIGH, CT is disabled as a function of the instruction inputs. IEN should be LOW during the first half of the first cycle of Immediate Instructions.	Y ₁₅ - Y ₀	I/O	These output lines are used to present the arithmetic unit or the logic unit output when \overline{OE}_Y is LOW. (CY7C9117 $Y_{15}-Y_0$ and output only.)

Instruction Set

The instruction set of the CY7C9115, CY7C9116, and CY7C9117 is optimized for peripheral controller applications. It features: Bit Set, Bit Reset, Bit Test, Rotate and Merge, Rotate and Compare, and Cyclic-Redundancy-Check (CRC) generation, in addition to standard Single- or Two-Operand logical and arithmetic instructions. A single clock cycle will execute all but the Immediate Instructionswhich take 2 clock cycles.

The CY7C9115, CY7C9116, and CY7C9117 can operate in three different data modes: bit, byte, and word (16 bits). The LSB of the word is used for Byte Mode. Also in Byte Mode when the status register is specified as the destination, only the LSH (OVR, N, C, Z) of the register is updated. Save Status and Test Status instructions do not change the status register. During Test Status instructions the Y bus (or D bus for the CY7C9117) is undefined; the result is in the CT output.

The eleven instruction types outlined below are described in detail on the following pages.

Single-Operand	Rotate and Compare
Two-Operand	Prioritize
Single Bit Shift	CRC
Bit-Oriented	Status
Rotate by n Bits	No-Op
Rotate and Merge	•

 \overline{OE}_{Y} is assumed LOW for all cases, allowing ALU outputs on the Y or D bus.

Instructions are individually distinguished by using OP-CODES and two assigned quadrant bits. Four quadrants, 0 to 3, have been assigned to each instruction type in order to ease groupings of instructions and addressing modes.



Table 1. Operand Source-Destination Combinations

Instruction Type	Ope	ations ^[2]			
	Source	e (R/S)	Destination		
SingleOperand SOR SONR	RA A(I D((S(S	RAM ACC Y Bus Status ACC and Status			
	Source (R)	Source (S)	Destination		
Two Operand TOR1 TOR2 TONR	RAM ACC I RAM D ACC ACC I I		RAM ACC Y Bus Status ACC and Status		
	Source	Destination			
Single Bit Shift SHFTR SHFTNR	RA AG AG I I I	RAM ACC Y Bus RAM ACC Y Bus			
	Source	e (R/S)	Destination		
Bit Oriented BOR1 BOR2 BONR		AM CC O	RAM ACC Y Bus		
	Source	ce (U)	Destination		
Rotate n Bits ROTR1 ROTR2 ROTNR	RA A(I	RAM ACC Y Bus			
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)		
Rotate and Merge ROTM ROTC	D D D D ACC RAM	I RAM I ACC I I	ACC ACC RAM RAM RAM ACC		

Instruction Type	Оре	rand Combina	ations ^[2]			
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)			
Rotate and Compare CDAI CDRI CDRA CRAI	D D D RAM	I I ACC I	ACC RAM RAM ACC			
	Source (R)	Mask (S)	Destination			
Prioritize ^[4] PRT1 PRT2 PRTNR	RAM ACC D	RAM ACC I O	RAM ACC Y Bus			
	Data In	Destination	Polynomial			
Cyclic Redun- dancy Check CRCF CRCR	QLINK	RAM	ACC			
		Bits Affecte				
Set Reset Status SETST RSTST SVSTR SVSTNR TEST	OVR, N, C, Z LINK Flag1 Flag2 Flag3					
	Sou	ırce	Destination			
Store Status	Sta	itus	RAM ACC Y Bus			
	Source (R)	Source (S)	Destination			
Status Load	D ACC	ACC I	Status Status and ACC			
	D	I				
	Т	(CT)				
Test Status	(N ¥ O' N ¥ O' Lo	Z + $\overline{\mathbb{C}}$ N LINK Flag1 Flag2 Flag3				
No Operation NOOP		_				

Notes:

2. If there is no division between the R/S operand or SOURCE and DESTINATION, the two are a given pair. If a division exists, any combination is possible.

RAM cannot be used as source when both ACC and STATUS are designated as a DESTINATION.

^{4.} OPERAND and MASK must be different sources.



Instruction Set (continued) **Single-Operand Instructions**

Each Single-Operand instruction contains four designators:

- Mode (Byte or Word)
- Opcode 5.
- Source
- Address or Destination

These designators are divided into two basic categories, those that use RAM addresses and those that do not.

The instruction formats shown below are unique for each category. In both cases the desired operation, controlled by the instruction inputs, is performed on the source with the result either placed on the Y bus or stored in the destination or both. The functions of Extending Sign Bit (D(SE)) and Binary Zero (D(OE)) over 16 bits in Word mode are available for cases where 8-bit to 16-bit conversion is necessary. The functions performed using Single-Operand instructions update the LSB of the status register (OVR, N, C, Z) but do not effect the MSB (FLAG1, FLAG2, FLAG3, LINK). Singleoperand instructions are limited such that when both the ACC and the status register are the destination, the source cannot be RAM.

	15	14	13	12	9	8	5	4	0
SOR	B/W	Quad	rant	Opcode		SRC-Dest		RAM Address	
•	15	14	13	12	9	8	5	4	0
SONR	B/W	Quadrant		Opcode		SRC		Destination	

Figure 1. Single-Operand Field Definitions

Table 2. Single-Operand Instruction Set

15	14	13	12	9

8 5

15 14 15 12 9						0 3						
Instruction ^[5]	B/W ^[6]	Quad ^[7]		Ope	code			R/S ^[8] Dest ^[8]		RAM Address/Destination		/Destination
SOR	0 = B 1 = W	10	1100 1101 1110 1111	MOVE COMP INC NEG	SRC ♦ Dest SRC ♦ Dest SRC+1 ♦ Dest SRC+1 ♦ Dest	0000 0010 0011 0100 0110 0111 1000 1001 1010 1011	SORA SORY SORS SOAR SODR SOIR SOZR SOZER SOSER SOSER	RAM RAM RAM ACC D I O D(OE) D(SE) RAM	ACC Y Bus Status RAM RAM RAM RAM RAM RAM RAM RAM RAM	00000	R00 R31	RAM Reg 31
Instruction	B/W	Quad		Op	code		R/S ^[8]			Destination		
SONR	0 = B 1 = W	11	1100 1101 1110 1111	MOVE COMP INC NEG	SRC • Dest SRC • Dest SRC+1 • Dest SRC+1 • Dest	0100 0110 0111 1000 1001 1010	SOA SOD SOI SOZ SOZE SOSE	ACC D I O D(OE) D(SE)		00000 00001 00100 00101	NRY NRA NRS NRAS	Y Bus ACC Status ^[9] ACC,Status ^[9]

Table 3. Y Bus and Status^[10]

Instruction	Opcode	Description	B/W	Y Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
SOR	COMP	SRC ♦ Dest	1 = W	Y ♦ SRC	NC	NC	NC	NC	0	U	0	U
SONR	INC	SRC+1 → Dest	$0 = \mathbf{B}$	Y ▶ SRC + 1	NC	NC	NC	NC	U	U	U	U
	MOVE	SRC Dest		Y ♦ SRC	NC	NC	NC	NC	0	U	0	U
	NEG	SRC+1 ♦ Dest		Y ♦ SRC + 1	NC	NC	NC	NC	U	U	U	U

- Instruction mnemonic.
- B = Byte Mode, W = Word Mode.
- Quadrant subdivides instructions into categories.
- R = Source; S = Source; Dest = Destination.

Status is destination,

i = 0 to 3 (byte mode) i = 0 to 7 (word mode) Status i 4 Yi

 SRC = Source; NC = No Change; 1 = Set; U = Update; 0 = Reset; i = 0 to 15 when not specified



Instruction Set (continued) Two-Operand Instructions

Each Two-Operand instruction is constructed of 5 fields:

- 1. Mode (Byte or Word)
- Opcode
- R Source
- S Source
- 5. Address or Destination

These instructions are further divided into those using RAM addresses and those that do not. The first type uses two formats which differ only by quadrant designator.

Functions are performed on the specified R and S sources and results are stored in the specified destination and/or placed on the Y bus. Arithmetic functions update the least significant nibble of the status register (OVR, N, C, Z), while logical functions affect only the N and Z bits. Executions of logical functions clear the OVR and C bits of the status register.

	15	14	13	12	9	8	5	4	0
TOR1	B/W	Quad	drant	SRC-S	RC, Dest	Орс	ode	RAM	Address
	15	14	13	12	9	8	5	4	0
TOR2	B/W	Quad	drant	SRC-S	RC, Dest	Орс	ode	RAM	Address
	15	14	13	12	9	8	5	4	0
TONR	B/W	Quad	drant	SRC-S	RC, Dest	Орс	ode	Dest	ination

Figure 2. Two-Operand Field Definitions

Table 4. Two-Operand Instruction Set

Instruction	B/W	Quad			$R^{[8]}$	S ^[8]	Dest ^[8]		Opcode			RAM A	ddress
TOR1	0 = B 1 = W	00	0000 0010 0011	TORAA TORIA TODRA	RAM RAM D	ACC I RAM	ACC ACC ACC	0000 0001	SUBR SUBRC ^[11]	S minus R S minus R with carry	00000 ii1111		RAM Reg 00 RAM Reg 31
			1000 1010 1011	TORAY TORIY TODRY	RAM RAM D	ACC I RAM	Y Bus Y Bus Y Bus	0010 0011	SUBSC ^[11]	R minus S R minus S with carry			
			1100 1110 1111	TORAR TORIR TODRR	RAM RAM D	ACC I RAM	RAM RAM RAM	0101	ADD ADDC	R plus S R plus S with carry			
								0110 0111 1000 1001	AND NAND EXOR NOR	$ \begin{array}{c} R \land S \\ R \land S \\ R \lor S \end{array} $			
								1010 1011	OR EXNOR	$\frac{R \vee S}{R \vee S}$			
Instruction	B/W	Quad			$\mathbf{R}^{[8]}$	$S^{[8]}$	Dest ^[8]		Opcode			RAM A	ddress
TOR2	0=B 1=W	10	0001 0010	TODAR TOAIR	D ACC	ACC I	RAM RAM	0000 0001	SUBR SUBRC ^[11]	S minus R S minus R	00000	R00	
			0101	TODIR	D	1	RAM	0010 0011	SUBSC[11]	with carry R minus S R minus S with carry	11111	R31	RAM Reg 31
								0100 0101	ADD ADDC	R plus S R plus S with carry			
								0111 1000		$\begin{array}{c} R \wedge S \\ R \wedge S \\ R \vee S \end{array}$			
								1001 1010 1011	NOR OR EXNOR	$ \begin{array}{c} R \lor S \\ R \lor S \\ R \lor S \end{array} $			

Notes: 11. For subtraction the carry is interpreted as borrow.



Table 4. Two-Operand Instruction Set (continued)

Instruction	B/W	Quad			R ^[8]	S ^[8]		Opcode			Destin	ation
TONR	0 = B 1 = W	11	0001 0010 0101	TODA TOAI TODI	D ACC D	ACC I I	0000 0001 0010 0011 0100 0101 0111 1000 1001	SUBR SUBRC[11] SUBS SUBSC[11] ADD ADDC AND NAND NAND EXOR NOR	S minus R S minus R with carry	00000 00001 00100 00101	NRY NRA NRS NRAS	Y Bus ACC Status ^[9] ACC,Status ^[9]
							1010 1011 1011	OR EXNOR	$R \lor S$ $R \lor S$ $R \lor S$			

Table 5. Y Bus and Status^[12]

Instruction	Opcode	Description	B/W	Y Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
TOR1	ADD	R plus S	$0 = \mathbf{B}$	Y ♦ R + S	NC	NC	NC	NC	U	U	U	U
TOR2 TONR	ADDC	R plus S with carry	1 = W	Y ♠ R + S + QC	NC	NC	NC	NC	U	U	U	U
	AND	R ∧ S		Y ♠ R _i AND S _i	NC	NC	NC	NC	0	IJ	0	U
	EXOR	R¥S		$Y_i \triangleleft R_i EXOR S_i$	NC	NC	NC	NC	0	U	0	U
	EXNOR	R¥S		Y _i ♠ R _i EXNOR S _i	NC	NC	NC	NC	0	0	0	U
	NAND	RAS		Y _i ♦ R _i NAND S _i	NC	NC	NC	NC	0	U	0	U
	NOR	RVS		$Y_i \triangleleft R_i NOR S_i$	NC	NC	NC	NC	0	U	0	U
	OR	RVS		$Y_i lefta R_i OR S_i$	NC	NC	NC	NC	0	U	0	U
	SUBR	S minus R		$Y \blacktriangleleft S + \overline{R} + 1$	NC	NC	NC	NC	U	U	U	U
	SUBRC	S minus R with carry		$Y \blacktriangleleft S + \overline{R} + QC$	NC	NC	NC	NC	U	U	U	U
	SUBS	R minus S		$Y \triangleleft R + \overline{S} + 1$	NC	NC	NC	NC	U	U	Ü	U
	SUBSC	R minus S with carry		$Y \triangleleft R + \overline{S} + QC$	NC	NC	NC	NC	U	U	U	U

Note:

Single-Bit Shift Instructions

Single-Bit Shift instructions are constructed of four fields:

- 1. Mode (Byte or Word)
- 2. Direction (up or down) and shift linkage
- 3. Source
- 4. Destination

These instructions are further divided into those using RAM addresses and those that do not. The shift linkage indicator indicates what is to be loaded into the vacant bit.

During a shift up the LSB may be loaded with a zero, one, or with the link status bit (QLINK), while the MSB is shifted into the QLINK bit. During a shift down, the MSB is loaded with a zero, one, the status carry bit (QC), the exclusive-or of the negative-status bit and the overflow-status bit (QN \forall QOVR), or the link-status bit. The status register's N and Z bits are updated, while the OVR and C bits are reset. Shift down with QN \forall QOVR can be used in two's complement multiplication.

U = Update; NC = No Change; 0 = Reset; 1 = Set; i = 0 to 15 when not specified






Figure 3. Single Bit Shift Field Definitions



Figure 4. Shift Up Function

Figure 5. Shift Down Function

Instruction	B/W	Quad	<u> </u>		U ^[13]	Dest ^[13]	<u> </u>	0	pcode		RAM A	ddres	s/Destination
SHFTR	0=B 1=W	10	0110 0111	SHRR SHDR	RAM D	RAM RAM	0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down Down	0 1 QLINK 0 1 QLINK QC QN \(\forall QOVR\)	00000 11111		RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad			$U^{[13]}$			o	pcode			Destir	nation
SHFTNR	0 = B 1 = W	11	0110 0111	SHA SHD	ACC D		0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down Down	0 1 QLINK 0 1 QLINK QC QN \(\forall QOVR\)	00000 00001	NRY NRA	Y Bus ACC

Table 7. Y Bus and $Status^{[10]}$

Instruction	Opcode	Description	B/W	Y Bus	Flag3	Flag2	Flag1	LINK ^[14]	OVR	N	C	Z
SHR SHNR	SHUPZ SHUP1 SHUPL	Up 0 Up 1	1 = W	$Y_i \triangleleft SRC_{i-1}, i = 1 \text{ to } 15;$ $Y_0 \triangleleft Shift Input$	NC	NC	NC	SRC ₁₅	0	SRC ₁₄	0	U
	SHUPL	Up QLINK	0 = B	$Y_i \triangleleft SRC_{i-1}, i = 1 \text{ to } 7;$ $Y_0 \triangleleft Shift Input;$ $Y_8 \triangleleft SRC_7, Y_i \triangleleft SRC_{i-9}$ for $i = 9 \text{ to } 15$	NC	NC	NC	SRC ₇	0	SRC ₆	0	U
	SHDNZ SHDN1 SHDNL	Down 0 Down 1 Down OLINK	1 = W	$Y_i \triangleleft SRC_{i+1}$, $i = 0$ to 14; $Y_{15} \triangleleft Shift Input$	NC	NC	NC	SRC ₀	0	Shift Input	0	U
	SHDNC SHCNOV	Down QC Down QN ↓ QOVR	0 = B	$Y_i \triangleleft SRC_{i+1}, i = 0 \text{ to } 6;$ $Y_i \triangleleft SRC_{i-7}, i = 8 \text{ to } 14;$ $Y_{7, 15} \triangleleft Shift Input$	NC	NC	NC	SRC ₀	0	Shift Input	0	U

Notes: 13. U = Source; Dest = Destination

14. Shifted output is loaded into the QLINK.



Instruction Set (continued) Bit-Oriented Instructions

Bit-Oriented instructions are constructed from four fields:

- 1. Mode (Byte or Word)
- 2. Operation
- 3. Source or Destination
- 4. Bit position operated on (0 = LSB)

These instructions are further divided into those using RAM addresses and those that do not. The specified function operates on the given source and the result is stored in the specified destination and/or on the Y bus.

Set Bit n: Forces the nth bit to ONE without affecting other bit positions.

Reset Bit n: Forces the nth bit to ZERO without affecting other bit positions.

Test Bit n: Sets the Z status bit to the state of bit n.

Load 2ⁿ: Loads ZERO in bit position n and sets all other bits.

Load 2^n : Loads ONE in bit position n and clears all other bits.

Increment 2n: Adds 2n to the operand.

Decrement 2ⁿ: Subtracts 2ⁿ from the operand.

Load, Set, Reset, and Test instructions update N and Z status bits while forcing OVR and C bits to ZERO. Arithmetic operations affect the entire lower nibble of the status register (OVR, C, N, and Z).

	15	14	13	12		9	8	5	4	0
BOR1	B/W	Quad	rant		N		Opc	ode	RAM	Address
,	15	14	13	12		9	8	5	4	0
BOR2	B/W	Quad	lrant		N		Opc	ode	RAM	Address
·	15	14	13	12		9	8	5	4	0
BONR	B/W	Quad	lrant		N		110	00	Op	code

Figure 6. Bit-Oriented Field Definitions

Table 8. Bit-Oriented Instruction Set

Instruction	B/W	Quadrant	n	Opcode				RAM	I Address
BOR1	0 = B 1 = W	11	0 to 15	1101 1110 1111	SETNR RSTNR TSTNR	Set RAM, bit n Reset RAM, bit n Test RAM, bit n	00000 iii111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quadrant	n		•	Opcode		RAM	I Address
BOR2	0=B 1=W	10	0 to 15	1100 1101 1110 1111	LD2NR LDC2NR A2NR S2NR	2 ⁿ ♦ RAM 2 ⁿ ♦ RAM RAM plus 2 ⁿ ♦ RAM RAM minus 2 ⁿ ♦ RAM	00000 iii111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quadrant	n		(Opcode		C	pcode
BONR	0 = B 1 = W	11	0 to 15	1100			00000 00001 00010 00100 00101 00111 10000 10001 10010 10100 10101 10110 10111	TSTNA RSTNA RSTNA SETNA A2NA S2NA LD2NA LDC2NA TSTND RSTND RSTND A2NDY S2NDY LS2NY LDC2NY	Test ACC, bit n Reset ACC, bit n Set ACC, bit n ACC plus 2 ⁿ ♦ ACC ACC minus 2 ⁿ ♦ ACC 2 ⁿ ♦ ACC Test D, bit n Reset D, bit n Set D, bit n D plus 2 ⁿ ♦ Y Bus D minus 2 ⁿ ♦ Y Bus 2 ⁿ ♦ Y Bus 2 ⁿ ♦ Y Bus



Instruction Set (continued) Rotate by n Bits Instructions

The Rotate by *n* Bits instructions contain four indicators: byte or word mode, source, destination, and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in *Table 9*. Under the control of instruction inputs, the n indicator specifies

the number of bit positions the source is to be rotated up (0 to 15), and the result is either stored in the specified destination or placed on the Y bus or both. An example of this instruction is given in Figure 8. In the Word mode, all 16 bits are rotated up; while in the Byte mode, only the lower 8 bits (0-7) are rotated up. In the Word mode, a rotate up by n bits is equivalent to a rotate down by (16-n) bits. Similarly, in the Byte mode a rotate up by n bits is equivalent to a rotate down by (8-n) bits. The N and Z bits of the status register are affected and OVR and C bits are forced to zero.

	15	14	13	12		9	8	5	4	0
ROTR1	B/W	Quad	rant		n		SRC	-Dest	RAM	Address
ROTR2	B/W	Quad	rant		n		SRC	-Dest	RAM	Address
ROTNR	B/W	Quad	rant		n		11	.00	SRO	C-Dest

Figure 7. Rotate by n Bits Shift Field Definitions

EXAMPLE: $n = 4$,	Word Mod	e		
Source	0001	0011	0111	1111
Destination	0011	0111	1111	0001
EXAMPLE: $n = 4$,	Byte Mode	;		
Source	0001	0011	0111	1111
Destination	0001	0011	1111	0111

Figure 8. Rotate by n Example

Table 9. Rotate by n Bits Instruction Set

Instruction	B/W	Quadrant	n			$U^{[13]}$	Dest ^[13]		RAM	Address	
ROTR1	$ 0 = \mathbf{B} \\ 1 = \mathbf{W} $	00	0 to 15	1100 1110 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y Bus RAM	00000 11111	R00 R31	RAM Re	_
Instruction	B/W	Quadrant	n			$U^{[13]}$	Dest ^[13]		RAM	Address	
ROTR2	0 = B 1 = W	01	0 to 15	0000 0001	RTAR RTDR	ACC D	RAM RAM	00000 iii111	R00 R31	RAM Re	_
Instruction	B/W	Quadrant	n						·	$U^{[13]}$	Dest ^[13]
ROTNR	0 = B 1 = W	11	0 to 15	1100				11000 11001 11100 11101	RTDY RTDA RTAY RTAA	D ACC	Y Bus ACC Y Bus ACC

Table 10. Y Bus and Status^[10]

Instruction	Opcode	B/W	Y Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
ROTR1 ROTR2		$1 = \mathbf{W}$	$Y_i \triangleleft SRC_{(i-n) \mod 16}$	NC	NC	NC	NC	0	SRC _{15 - n}	0	U
ROTNR		0 = B	$Y_i \blacktriangleleft SRC_{i+8} = SRC_{(i-n) \mod 8}$ for $i = 0$ to 7	NC	NC	NC	NC	0	SRC _{6 - n}	0	U



Instruction Set (continued) Rotate and Merge Instructions

Each Rotate and Merge instruction consists of five fields:

- 1. Mode (Byte or Word)
- 2. Rotated Source (U)
- 3. Non-Rotated Source (R)
- 4. Mask Location (S)
- Number of bits Rotated (n)

This shift register rotates source U up n places. ANDing with the mask causes any bit i to be passed from the rotated source that corresponds to a set bit in mask position i. The R input is not shifted, but is masked by the compliment of mask S, so that a ZERO in mask bit i will pass bit i of R. The ORed result is stored in register R. Rotate and Merge operations update the N and Z status bits, while clearing the OVR and C bits.




Figure 9. Rotate and Merge Function

	15	14	13	12	9	8	. 5	4	0
ROTM	B/W	Quadra	nt		n	U, R,	S	RAN	Address
	EXA	MPLE: n =	4, W o	rd Mod	le				
		U		0011	0001	0101		0110	
		Rotated U		0001	0101	0110		0011	
		R		1010	1010	1010		1010	
		Mask(S)		0000	1111	0000		1111	
		Destination		1010	0101	1010		0011	

Figure 10. Rotate and Merge Field Definitions

Table 11. Rotate and Merge Instruction Set

Instruction	B/W	Quadrant	n			$U^{[15]}$	R/Dest[15]	S ^[15]					
ROTM	0=B 1=W	01	0 to 15	0111 1000 1001 1010 1100 1110	MDAI MDAR MDRI MDRA MARI MRAI	D D D D ACC RAM	ACC ACC RAM RAM RAM ACC	I RAM I ACC I I	00000 11111		RAM Reg 00 RAM Reg 31		

Notes:

Table 12. Y Bus and Status^[12]

Instruction	Opcode	B/W	Y Bus	Flag3	Flag2	Flagi	LINK	OVR	.N	C	Z
ROTM		1 = W	$Y_i \spadesuit (\text{Non Rot Op})_i \bullet (\text{mask})_i + (\text{Rot Op})_{(i-n) \mod 16} \bullet (\text{mask})_i$	NC	NC	NC	NC	0	U	0	U
	: .	0 = B	$Y_i \spadesuit (\text{Non Rot Op})_i \bullet (\overline{\text{mask}})_i + (\text{Rot Op})_{(i-n) \mod 8} \bullet (\overline{\text{mask}})_i$	NC	NC	NC	NC	0	Ū	0	U

U = Rotated Source; R/Dest = Non-Rotated Source/Destination;
 S = Mask



Instruction Set (continued) Rotate and Compare Instructions

The five fields of the Rotate and Compare instructions are:

- 1. Mode (Byte or Word)
- 2. Rotated Source (U)
- 3. Non-Rotated Source (R)
- 4. Mask(S)
- 5. Number of bits Rotated (n)

Input U is rotated n bits, ANDed with the inversion of S and compared with the input R ANDed with the inversion of S. Thus, a zero in the mask S will allow that bit of both inputs to be compared. The Z bit of the status register is set if the comparison passes, and reset if it does not. OVR and C bits are reset in the status register.




Figure 11. Rotate and Compare Function

	15	14	13	12	9	8	5	4	0
ROTC	B/W	Quad	rant		n	U, R,	s	RAM	Address
	EXA	MPLE: n :	= 4, Wo	rd Mo	de				
		U	(0011	0001	0101		0110	
		Rotated U	J (0001	0101	0110		0011	
		R	(0001	0101	1111	4	0000	
		Mask(S)	(0001	0101	1111		1111	
		Z (Status)	= 1						

Figure 12. Rotate and Compare Field Definitions

Table 13. Rotate and Compare Instruction Set

Instruction	B/W	Quadrant	n			U[16]	$\mathbf{R}^{[16]}$	$S^{[16]}$					
ROTC	0 = B 1 = W	01	0 to 15	0010 0011 0100 0101	CDAI CDRI CDRA CRAI	D D D RAM	ACC RAM RAM ACC	I I ACC I	00000 11111		RAM Reg 00 RAM Reg 31		

Notes:

16. U = Rotated Source; R = Non-Rotated Source; S = Mask

Table 14. Y Bus and Status^[12]

Instruction	Opcode	B/W	Y Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
ROTC		1 = W	$Y_i \spadesuit (Non Rot Op)_i \bullet (mask)_i \lor (Rot Op)_{(i-n)mod 16} \bullet (mask)_i$	NC	NC	NC	NC	0	Ū	0	U
		0 = B	$Y_i \triangleleft (Non Rot Op)_i \cdot (\overline{mask})_i \lor (Rot Op)_{(i-n)mod 8} \cdot (\overline{mask})_i$	NC	NC	NC	NC	0	U	0	U



Prioritize Instructions

The four fields of the Prioritize instructions are:

- 1. Mode (Byte or Word)
- 2. Mask Source (S)
- 3. Operand Source (R)
- 4. Destination

The inverter mask, S is ANDed with R. A "one" in S prohibits that bit from participating in the priority encoding. From the 16-bit input, the priority encoder outputs a 5-bit binary weighted code indicating the bit-position of the highest priority active bit. If there are no active bits, the output is zero. See Figure 14 for operation in both word and byte mode. Using Prioritize updates the N and Z bits of the status register, and forces C and OVR to zero. This instruction is limited in that the operand and the mask must be different




Figure 13. Prioritize Function

15	14 13	1 12 9	8 5	4 0
B/W	Quad	Destination	Source (R)	RAM Address/ Mask(S)
B/W	Quad	Mask (S)	Destination	RAM Address/ Source (R)
B/W	Quad	Mask (S)	Source (R)	RAM Address/ Destination
B/W	Quad	Mask(S)	Source (R)	Destination

Word M	lode	Byte Mode ^[17]				
Highest Priority Bit Active	Encoder Output	Highest Priority Bit Active	Encoder Output			
None	0	None	0			
15	1	7	1			
14	2	6	2			
	:	1 : 1	:			
1	15	1 1	7			
ō	16	1 0 1	8			

Figure 14. Prioritize Instruction Field Definitions

Note: 17. Bits 8 through 15 not available.



Table 15. Prioritize Instruction Set

Instruction	B/W	Quad		Destinat	ion		Source (1	R)	R.	M Addr	ess/Mask (S)	
PRT1	0 = B 1 = W	10	1000 1010 1011	PRIA PR1Y PR1R	ACC Y Bus RAM	0111 1001	RPT1A PR1D	ACC D	00000 ii1111	R00 R31	RAM Reg 00 RAM Reg 31	
Instruction	B/W	Quad		Mask (S)		Destinati	on	RA	M Addre	ss/Source (R)	
PRT2	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC O I	0000 0010	PR2A PR2Y	ACC Y Bus	00000	R00 R31	RAM Reg 00 RAM Reg 31	
Instruction	B/W	Quad		Mask (S)		Source (I	₹)	RAM Address/Destination			
PRT3	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC O I	0011 0100 0110	PR3R PR3A PR3D	RAM ACC D	00000 iii111	R00 R31	RAM Reg 00 RAM Reg 31	
Instruction	B/W	Quad		Mask (S)		Source (I	R)		Desti	nation	
PRTNR	0 = B 1 = W	11	1000 1010 1011	PRA PRZ PRI	ACC O I	0100 0110	PRTA PRTD	ACC D	00000 00001	NRY NRA	Y Bus ACC	

Table 16. Y Bus and Status—Prioritize Instruction^[10]

Instruction	Opcode	B/W	Y Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
PRT1 PRT2		1 = W	$Y_i \blacklozenge CODE (SCR_n • \overline{mask_n});$ $Y_m \blacklozenge 0; i = 0 \text{ to } 4 \text{ and } n = 0 \text{ to } 15$ m = 5 to 15	NC	NC	NC	NC	0	U	0	U
PRT3 PRTNR		0 = B	$Y_i \triangleleft CODE (SCR_n \cdot \overline{mask_n});$ $Y_m \triangleleft 0; i = 0 \text{ to } 3 \text{ and } n = 0 \text{ to } 7$ m = 4 to 15	NC	NC	NC	NC	0	U	0	U

CRC Instructions

The single designator for this instruction is the address of the RAM location that is used as the checksum register. Two CRC instructions, CRC Forward and CRC Reverse, are available. These instructions give the procedure for determining the check bits in a CRC calculation. Since the CRC standards do not specify which databit is transmitted first, the MSB or the LSB, both Forwardand

Reverse options are available to the user. The process for generating the check bits for the CRC Forward and Reverse operations are illustrated in Figures 16 and 17. The ACC is used as a polynomial mask while the RAM contains the partial sum and eventually the final check sum. The serial input comes from the QLINK bit of the status register. Status register bits OVR and C are forced to zero while LINK, N, and Z bits are updated.

	15	14	13	12	9	8	5	4	0
CRCF	1	Quad	rant	0	110	00	11	RAM	Address
CRCR	1	Quad	rant	0:	110	10	01	RAM	Address

Figure 15. Cyclic-Redundancy-Check Definitions






Figure 16. CRC Forward Function

POLYNOMIAL MASK (ACC)

15 14 1 0 QLINK

SHIFTER N = 15

TCS115-14

Figure 17. CRC Reverse Function

Note:
18. This bit must be transmitted first.



Table 17. Cyclic Redundancy Check Instruction Set

Instruction	B/W	Quad				RAM Ac	ldress
CRCF	1	10	0110	0011	00000	R00	RAM Reg 00
					11111	R31	RAM Reg 31
Instruction	B/W	Quad				RAM Ac	ldress
CRCR	1	10	0110	1001	00000	R00	RAM Reg 00
					11111	R31	RAM Reg 31

Table 18, Y Bus and Status[12]

Instruction	Opcode	B/W	Y Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
CRCF		1 = W	$Y_i \blacklozenge [(QLINK \lor RAM_{15}) • ACC_i]$ \(\forall RAM_{i-1} \) for \(i = 15 \) to \(1) \(Y_0 \blacklozenge [(QLINK \lor RAM_{15}) • ACC_0] \lor 0\)	NC	NC	NC	RAM ₁₅ ^[19]	0	U	0	U
CRCR		1 = W	$ \begin{array}{l} Y_i \blacklozenge [(QLINK \lor RAM_0) • ACC_i) \\ \lor RAM_{i+1} \text{ for } i = 14 \text{ to } 0 \\ Y_{15} \blacklozenge [(QLINK \lor RAM_0) • ACC_{15}] \lor 0 \end{array} $	NC	NC	NC	RAM ₀ ^[19]	0	U	0	U

Notes:
19. QLINK is loaded with the shifted out bit from the checksum register.

20. IEN* test status instruction has priority over T₁ - T₄ instruction.

Status Instructions

7	6	5	4	3	2	1	0
Flag3	Flag2	Flag1	Link	OVR	N	С	Z

Set Status: Specifies which bits in the status register are to be set. Reset Status: Specifies which bits in the status register are to be cleared.

Store Status: Indicates byte or word and the destination into which the processor status is saved. The register is always stored in the low byte of the destination. The high byte is unchanged for RAM storage and is loaded with zeroes for ACC storage.

Load Status: Imbedded in the Single- and Two-Operandinstructions.

Test Status: Instructions specify which of the twelve possible test conditions are to be placed on the conditional test output. In addition to the eight status bits, four logical may be selected: $N \vee OVR$, $(N \lor OVR) + Z, Z + \overline{C}$, and LOW. These functions are useful in testing two's complement and unsigned number arithmetic opera-

The status register may also be tested via the T bus as shown in Table 19. The instruction lines I₁ through I₄ have bus priority for testing the status register on the CT output [.20].

Table 19. Condition Code Output Selection

T ₄ I ₄	T ₃ I ₃	T ₂ I ₂	T ₁ I ₁	СТ
0	0	0	0	$(N \forall OVR) + Z$
0	0	0	1	N ¥ OVR
0	0	1	0	Z
0	0	1	1	OVR
0	1	0	0	LOW
0	1	0	1	С
0	1	1	0	$Z + \overline{C}$
0	1	1	1	N
1	0	0	0	LINK
1	0	0	1	Flag1
1	0	1	0	Flag2
1	0	1	1	Flag3

	15	14 13	12 9	8 5	4 0
SETST	0	Quad	1011	1010	Opcode
RSTST	0	Quad	1010	1010	Opcode
SVSTR	B/W	Quad	0111	1010	RAM Address/ Dest
SVSTNR	B/W	Quad	0111	1010	Destination

Figure 18. Status



Table 20. Status Instruction Set

Instruction	B/W	Quad				Ope	code
SETST	0	11	1011	1010	00011 00101 00110 01001 01010	SONCZ SL SF1 SF2 SF3	Set OVR, N, C, Z Set LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				Op	code
RSTST	0	11	1010	1010	00011 00101 00110 01001 01010	RONCZ RL RF1 RF2 RF3	Reset OVR, N, C, Z Reset LINK Reset Flag1 Reset Flag2 Reset Flag3
Instruction	B/W	Quad				RAM Addres	s/Destination
SVSTR	0 = B	10	0111	1010	00000	R00	RAM Reg 00
2 . 4	1 = W				iim	Ř31	RAM Reg 31
Instruction	B/W	Quad				Desti	nation
SVSTNR	0 = B 1 = W	11	0111	1010	00000 00001	NRY NRA	Y Bus ACC
Instruction	B/W	Quad				Opco	de (CT)
Test	0	11	1001	1010	00000 00010 00100 00110 01000 01010 01100 01110 10000 10010 10100 10110	TNOZ TNO TZ TOVR TLOW TC TZC TN TL TI TF1 TF2 TF3	Test (N ¥ OVR) + Test N ¥ OVR Test Z Test OVR Test LOW Test C Test S Test N Test LINK Test Flag1 Test Flag2 Test Flag3



Table 21. Y Bus and Status^[12]

Instruction	Opcode	Description	B/W	Y Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
RSTST	RONCZ	Reset OVR, N, C, Z	0 = B	$Y_i \triangleleft 0$ for $i = 0$ to 15	NC	NC	NC	NC	0	0	0	0
	RL	Reset LINK			NC	NC	NC	0	NC	NC	NC	NC
	RF1	Reset Flag1	1		NC	NC	0	NC	NC	NC	NC	NC
	RF2	Reset Flag2			NC	0	NC	NC	NC	NC	NC	NC
	RF3	Reset Flag3	1		0	NC	NC	NC	NC	NC	NC	NC
SETST	SONCZ	Set OVR, N, C, Z	0 = B	$Y_i \triangleleft 1$ for $i = 0$ to 15	NC	NC	NC	NC	1	1	1	1
	SL	Set LINK			NC	NC	NC	1	NC	NC	NC	NC
	SF1	Set Flag1			NC	NC	1	NC	NC	NC	NC	NC
	SF2	Set Flag2			NC	1	NC	NC	NC	NC	NC	NC
	SF3	Set Flag3			1	NC	NC	NC	NC	NC	NC	NC
SVSTR SVSTNR	A	Save Status ^[21]	0=B 1=W	$Y_i \blacklozenge Status for i \blacklozenge 0 to 7;$ $Y_i \blacklozenge 0 for i = 8 to 15$	NC	NC	NC	NC	NC	NC	NC	NC
Test	TNOZ	$Test(N \lor OVR) + Z$	0 = B	Note 22	NC	NC	NC	NC	NC	NC	NC	NC
	TNO	Test (N ¥ OVR)			NC	NC	NC	NC	NC	NC	NC	NC
	TZ	Test Z			NC	NC	NC	NC	NC	NC	NC	NC
	TOVR	Test OVR			NC	NC	NC	NC	NC	NC	NC	NC
	TLOW	Test LOW	:		NC	NC	NC	NC	NC	NC	NC	NC
	TC	Test C			NC	NC	NC	NC	NC	NC	NC	NC
	TZC	Test $Z + \overline{C}$			NC	NC	NC	NC	NC	NC	NC	NC
	TN	Test N			NC	NC	NC	NC	NC	NC	NC	NC
	TL	Test LINK			NC	NC	NC	NC	NC	NC	NC	NC
	TF1	Test Flag1			NC	NC	NC	NC	NC	NC	NC	NC
	TF2	Test Flag2			NC	NC	NC	NC	NC	NC	NC	NC
	TF3	Test Flag3			NC	NC	NC	NC	NC	NC	NC	NC

22. Y Bus is Undefined.

No-Op Instruction

The No-Op Instruction does not affect any internal registers; the Status Register, RAM register and AC register are left unchanged. The 16-bit opcode is fixed.




Figure 19. No-Op Field Definition

Table 22. Status Instruction Set

Instruction	B/W	Quad			
No-Op	0	11	1000	1010	0000

Table 23. Y Bus and $Status^{[10]}$

Instruction	Opcode	B/W	Y Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
No-Op		$0 = \mathbf{B}$	Note 22	NC	NC	NC	NC	NC	NC	NC	NC

Notes:
21. In byte mode only the lower byte from the Y bus is loaded into the RAM or ACC and in word mode all 16 bits from the Y bus are loaded into the RAM or ACC.




Electrical Characteristics Over Commercial and Military Operating Range [23]

Parameters	Description	Test Conditions		Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -1.6 \text{ mA}$		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16 \text{ mA}$			0.4	V
V _{IH}	Input HIGH Voltage			2.0	\mathbf{v}_{cc}	V
V _{IL}	Input LOW Voltage				0.8	V
I _{IX}	Input Leakage Current	$V_{SS} \le V_{IN} \le V_{CC}$, $V_{CC} = Max$.		- 10	+10	μA
Ioz	Output Leakage Current	$V_{CC} = Max., V_{OUT} = V_{SS} \text{ to } V_{CC}$		- 10	+10	μΑ
I _{SC}	Output Short Circuit Current[24]	$V_{CC} = Max., V_{OUT} = 0V$			- 85	mA
$I_{CC}(Q_1)^{[25]}$	Supply Current (Quiescent)	$V_{SS} \leq V_{IN} \leq V_{IL}$ or	Commercial		126	mA
-cc(<1)		$V_{\text{IH}} \leq V_{\text{IN}} \leq V_{\text{CC}}; \overline{\text{OE}}_{\text{Y}} = \text{HIGH}$	Military		145	
I _{CC} (Q ₂)	Supply Current (Static)	$V_{IN} = V_{CC}$ or GND, $V_{CC} = Max.$	Commercial		68	mA.
100(42)	,	$I_{OPER} = 0 \mu A$	Military	Ϊ	78	
I _{CC} (Max.) ^[25]	Supply Current	$V_{CC} = Max., f_{CLK} = 10 MHz;$ $OE_Y = HIGH$	Commercial		145	mA
ICC(Max.)	Supply Carrons	$\overrightarrow{OE}_{Y} = HIGH$	Military		166	<u> </u>

Capacitance^[26]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	InputCapacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C _{OUT}	OutputCapacitance	$V_{CC} = 5.0V$	7	pF

Output Loads Used for AC Performance Characteristics^[27, 28]



Notes:

- 23. V_{CC} Min. = 4.5V, V_{CC} Max. = 5.5V.
- 24. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
- 25. To calculate I_{CC} at any given frequency, use $I_{CC}(Q_1) + I_{CC}(AC)$ where $I_{CC}(Q_1)$ is shown above and $I_{CC}(AC) = (1.9 \text{ mA/MHz}) \times$
- Clock Frequency for the Commercial temperature range. $I_{CC}(AC) = (2.1 \text{ mA/MHz}) \times \text{Clock Frequency for Military temperature range.}$
- 26. Tested on a sample basis.
- 27. $C_L = 50$ pF includes scope probe, wiring and stray capacitance.
- 28. $C_L = 5 pF$ for output disable tests.



Commercial Switching Characteristics^[29] Combinatorial Propagation Delays (ns)

To Output	$Y_0 - Y_{15}$ $T_1 - T_4$				СТ					
From Input	$Y_0 - Y_{15}$				$T_1 - T_4$		CT			
Speed(ns)	35	45	65	35	45	65	35	45	65	
$I_0 - I_4 (ADDR)$	35	45	65	35	52	73				
$I_0 - I_{15}$ (DATA)	35	45	65	35	52	73			<u> </u>	
$I_0 - I_{15}$ (INST)	35	45	65	35	52	73	20	29	30	
DLE ^[30]	20	32	55	30	32	55			-	
$T_1 - T_4$							15	25	27	
CP	30	32	60	30	32	66	25	25	37	
$Y_0 - Y_{15}$	20	32	53	30	32	53				
IEN							15	25	25	

Enable/Disable Times^[31] (ns)

		Enable						Disable						
From Input	To Output		T _{PZH}			T _{PZL}			T _{PHZ}			T _{PLZ}		
Speed(ns)		35	45	65	35	45	65	35	45	65	35	45	65	
\overline{OE}_{Y}	$Y_0 - Y_{15}$	18	20	22	18	20	22	18	20	22	18	20	22	
OE _T	$T_1 - T_4$	15	20	22	15	20	22	15	20	22	15	20	22	

Clock and Pulse Requirements (ns)

Input	M	inimum LOW Tir	ne	Minimum HIGH Time				
Speed(ns)	35	45	65	35	45	65		
CP	15	15	20	15	15	15		
DLE				15	15	15		
ĪĒN	15	15	20			<u> </u>		

Notes: 29. $T_A = 0$ °C to +70 °C, $V_{CC} = 4.5$ V to 5.5V, $C_L = 50$ pF. 30. DLE is guaranteed by other tests.

31. $C_L = 5 pF$, Disable Only.



Set-Up and Hold Times (ns)

		With		HIGE	[-to-LO	W Trans	sition		LO	W-to	-HIG	H Tr	ansit	ion	
Note 32	Input	Respect To		Set-Up	_		Hold		S	et-U	P		Hold		Comments
Speed	d(ns)		35	45	65	35	45	65	35	45	65	35	45	65	
1	I ₀ - I ₄ (RAM Addr)	CP	12	13	13	0	0	0							Single Addr (Source)
2	I ₀ - I ₄ (RAM Addr)	CP & IEN	5	5	5	*	Do	Not Cha	nge	•		0	0	0	Two Addr (Destination
3	I ₀ - I ₁₅ (Data)	CP				-			40	43	60	0	0	0	
4	I ₀ - I ₄ (RAM Addr) ^[33]	ĪĒN	15 ^[34]	18 ^[34]	24[34]	4[34]	5[34]	10[34]							Two Addr (Immediate
5	$I_0 - I_{15} (Instr)^{[35]}$	CP	15[34]	18[34]	24[34]	4[34]	5[34]	10[34]	40	43	60	0	0	0	
6	IEN[33]	СР										8	8	8	Two Addr (Immediate
7	IEN HIGH	CP	5	5	5							0	1	2	Disable
	IENLOW	CP				†			10	10	10	0	1	1	Enable
9	IEN LOW	CP	5	5	5	1	1	0							Note 34
10	SRE	СР		t					12	12	12	0	0	0	
11	Y[36]	СР	\vdash	\vdash	t -				32	32	42	0	0	0	
12	Y[36]	DLE	6	6	6	5	5	5							
13	DLE	CP	t	<u> </u>					20	25	43	0	0	0	

Military Switching Characteristics^[37]

Combinatorial Propagation Delays (ns)

To Output	Delays (ns)	Y ₀ _ Y ₁₅			$T_1 - T_4$			CT		
From Input	<u> </u>	Y ₀ _ Y ₁₅			T _{1 -} T ₄		СТ			
Speed(ns)	40	65	79	40	45	79	40	65	79	
$I_0 - I_4 (ADDR)$	40	65	79	40	65	79				
$I_0 - I_{15}$ (DATA)	40	65	79	40	65	79				
$I_0 - I_{15}$ (INST)	40	65	79	40	65	79	22	26	29	
DLE ^[30]	20	52	62	30	52	62				
$T_1 - T_4$	 				<u> </u>		15	26	29	
CP CP	30	57	67	35	65	75	33	33	39	
$Y_0 - Y_{15}$	20	52	60	30	52	60				
IEN	+				 		20	26	29	

Notes:

^{32.} t_{SX} and t_{HX} referenced on the waveforms are looked up on this table by x = line number on the left. Ex: t_{SI} = 13 ns for -53 ns devices.
33. CY7C9117 only.

^{34.} Timing for immediate instruction for first cycle.

^{35.} CY7C9115 and CY7C9116 only.

^{36.} Y = D for CY7C9117. 37. T_A = -55°C to +125°C, V_{CC} = 4.5V to 5.5V, C_L = 50 pF.



Enable/Disable Times^[31] (ns)

			Enable						Disable						
From Input	To Output		T _{PZH}			T _{PZL}			T _{PHZ}			T _{PLZ}			
Speed (ns)		40	65	79	40	65	79	40	65	79	40	65	79		
$\overline{\text{OE}}_{\mathbf{Y}}$	$Y_0 - Y_{15}$	18	22	25	18	22	25	18	18	25	18	18	25		
OE _T	$T_{1} - T_{4}$	18	18	20	18	18	20	15	15	20	15	15	20		

Clock and Pulse Requirements (ns)

Input	N	inimum Low Tin	ie	Minimum High Time					
Speed(ns)	40	65	79	40	65	79			
СР	15	20	25	15	15	15			
DLE				15	15	15			
ĪĒN	15	15	15						

Set-Up and Hold Times (ns)


		With Respect		HIG	H-to-LO	W Tran	sition		LC	W-to)-HI	SH Tr	ansit	ion	
Note 38	Input	To		Set-Up	,		Hold			Set-U	р		Hold	1	Comments
Spee	d(ns)		40	65	79	40	65	79	40	65	79	40	65	79	
1	I ₀ – I ₄ (RAM Addr)	CP	12	12	12	0	1	1							Single Addr (Source)
2	I ₀ – I ₄ (RAM Addr)	CP 🖸 IEN	5	7	7	4	Do	Not Cha	ange	-	•	0	0	0	Two Addr (Destination)
3	$I_0 - I_{15}$ (Data)	CP							43	56	65	0	0	0	•
4	I _{0 -} I ₄ (RAM Addr) ^[33]	ĪĒN	15[34]	25	27[34]	5[34]	12	12[34]							Two Addr (Immediate)
5	$I_0 - I_{15} (Instr)^{[35]}$	CP	15 ^[34]	25	27[34]	5[34]	12	12[34]	45	56	65	0	2	2	
6	IEN[33]	СР				-						8	8	8	Two Addr (Immediate)
7	IEN HIGH	CP	5	5	5							0	2	2	Disable
8	IEN LOW	CP							10	10	12	0	3	3	Enable
9	IEN LOW	CP	7	7	7	0	3	3							Note 34
10	SRE	CP							10	10	12	0	1	1	
11	Y[36]	СР							39	45	53	0	0	0	
12	Y ^[36]	DLE	7	7	7	3	3	3							
13	DLE	CP							20	46	54	0	0	0	

Notes: 38. t_{SX} and t_{HX} referenced on the waveforms are looked up on this table by x = line number on the left. Ex: $t_{SI} = 24$ ns for -79 ns devices.




Switching Waveforms

Single Address Access Timing^[39]



Double Address Access Timing




7C9115-19

Note: 39. If t_{h11} is satisfied, t_{h10} need not be satisfied.




Switching Waveforms (continued)

One-Address Immediate Instruction Cycle Timing





Two-Address Immediate Instruction Timing (7C9117 Only)






Typical DC and AC Characteristics









Cross References for Set-Up and Hold Times

	HIGH-t Trans		LOW-to Trans	
Note 40	Set-Up	Hold	Set-Up	Hold
1	t _{S1}	t _{h1}		
2	t _{S2}			t _{h2}
3			t _{S3}	t _{h3}
4	t _{S5}	t _{h5}		
5	t _{S4}	t _{h4}	t _{S13}	t _{h13}
6				t _{h6}
7	t _{S7}			t _{h7}
8			t _{S8}	t _{h8}
9	t _{S14}	t _{h14}		
10			t _{S9}	t _{h9}
11			t _{S10}	t _{h10}
12	t _{S11}	t _{h11}		
13			t _{S12}	t _{h12}

Notes:
40. Refer to Set-Up and Hold times shown on pages 25 and 26.

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C9115-35JC	J69	Commercial
45	CY7C9115-45JC	J69	
65	CY7C9115-65JC	J69	<u> </u>

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C9116-35DC	D28	Commercial
	CY7C9116-35JC	J81	
	CY7C9116-35LC	L69	
40	CY7C9116-40DMB	D28	Military
	CY7C9116-40LMB	L69	1
45	CY7C9116-45DC	D28	Commercial
	CY7C9116-45JC	J81	1
	CY7C9116-45LC	L69	1
65	CY7C9116-65DC	D28	1
	CY7C9116-65JC	J81	1
	CY7C9116-65LC	L69	İ
	CY7C9116-65DMB	D28	Military
	CY7C9116-65LMB	L69	
79	CY7C9116-79DMB	D28	
	CY7C9116-79LMB	L69	1

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C9117-35GC	G68	Commercial
-	CY7C9117-35JC	J81	
	CY7C9117-35LC	L81	
40	CY7C9117-40GMB	G68	Military
	CY7C9117-40LMB	L81	
45	CY7C9117-45GC	G68	Commercial
	CY7C9117-45JC	J81	
	CY7C9117-45LC	L81	
65	CY7C9117-65GC	G68	Commercial
	CY7C9117-65JC	J81	
	CY7C9117-65LC	L81	
	CY7C9117-65GMB	G68	Military
	CY7C9117-65LMB	L81	
79	CY7C9117-79GMB	G68	
	CY7C9117-79LMB	L81	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL} Max.	1, 2, 3
I _{IX}	1, 2, 3
l _{OZ}	1, 2, 3
I _{SC}	1, 2, 3
$I_{CC}(Q_1)$	1, 2, 3
I _{CC} (Max.)	1, 2, 3

Switching Characteristics

Parameters	Subgroups
I ₀ – I ₄ (Addr)	7, 8, 9, 10, 11
$I_0 - I_{15}$ (Data)	7, 8, 9, 10, 11
$I_0 - I_{15}$ (Instr)	7, 8, 9, 10, 11
DLE	7, 8, 9, 10, 11
T _{1 -} T ₄	7, 8, 9, 10, 11
CP	7, 8, 9, 10, 11
$Y_0 - Y_{25}$	7, 8, 9, 10, 11
ĪĒN	7, 8, 9, 10, 11
ŌĒY	7, 8, 9, 10, 11
OE _T	7, 8, 9, 10, 11
CP	7, 8, 9, 10, 11

Document #: 38-00057-C