

PA7140 PEEL™ Array

Programmable Electrically Erasable Logic Array

2

Features

■ CMOS Electrically Erasable Technology

- Reprogrammable in 40-pin DIP and 44-pin PLCC packages

■ Versatile Logic Array Architecture

- 24 I/Os, 14 inputs, 60 registers/latches
- Up to 72 logic cell output functions
- PLA structure with true product-term sharing
- Logic functions and registers can be I/O-buried

■ Flexible Logic Cell

- Up to 3 output functions per logic cell
- D, T and JK registers with special features
- Independent or global clocks, resets, presets, clock polarity, and output enables
- Sum-of-products logic for output enables

■ High-Speed Commercial and Industrial Versions

- As fast as 13ns/20ns (tpdi/tpd), 66.6MHz fmax
- Industrial grade available for 4.5 to 5.5V Vcc and -40 to +85 °C temperatures

■ Ideal for Combinatorial, Synchronous and Asynchronous Logic Applications

- Integration of multiple PLDs and random logic
- Buried counters, complex state-machines
- Comparitors, decoders, other wide-gate functions

■ Development and Programmer Support


- ICT PLACE Development Software
- Fitters for ABEL, CUPL and other software
- Programming support by ICT PDS-3 and other popular 3rd party programmers

General Description


The PA7140 is a member of the Programmable Electrically Erasable Logic (PEEL) Array family based on ICT's 1-micron CMOS EEPROM technology. PEEL Arrays free designers from the limitations of ordinary PLDs by providing the architectural flexibility and speed needed for today's programmable logic designs. The PA7140 offers a versatile logic array architecture with 24 I/O pins, 14 input pins and 60 registers/latches (24 buried logic cells, 12 input reg/latches, 24 buried I/O reg/latches). Its logic array implements 100 sum-of-product logic functions divided into two groups each serving 12 logic cells. Each group shares half (60) of the 120 product-terms available for logic cells.

The PA7140's logic and I/O cells (LCCs, IOCs) are extremely flexible with up to three output functions per cell (a total of 72 for all 24 logic cells). Cells are configurable as D, T and JK registers with independent or global clocks, resets, presets, clock polarity, and other features, making the PA7140 suitable for a variety of combinatorial, synchronous, and asynchronous logic applications. The PA7140 supports speeds as fast as 13ns/20ns (tpdi/tpd) and 66.6MHz (fmax) at moderate power consumption 100mA (80mA typical). Packaging includes 40-pin DIP and 44-pin PLCC. Development and programming support for the PA7140 is provided by ICT and popular third party development tool manufacturers.

Pin Configurations



Block Diagram



This device has been designed and tested for the specified operating ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may cause permanent damage.

Absolute Maximum Ratings

Symbol	Parameter	Conditions	Rating	Unit
V _{CC}	Supply Voltage	Relative to Ground	-0.5 to + 7.0	V
V _I , V _O	Voltage Applied to Any Pin	Relative to Ground ¹	-0.5 to V _{CC} + 0.6	V
I _O	Output Current	Per pin (I _{OL} , I _{OH})	±25	mA
T _{ST}	Storage Temperature		-65 to +150	°C
T _{LT}	Lead Temperature	Soldering 10 seconds	+300	°C

Operating Ranges

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply Voltage	Commercial	4.75	5.25	V
		Industrial	4.5	5.5	
T _A	Ambient Temperature	Commercial	0	+70	°C
		Industrial	-40	+85	
T _R	Clock Rise Time	See Note 2		20	ns
T _F	Clock Fall Time	See Note 2		20	ns
T _{RVCC}	V _{CC} Rise Time	See Note 2		250	ms


D.C. Electrical Characteristics Over the operating range

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage - TTL	V _{CC} = Min, I _{OH} = -4.0mA	2.4		V
V _{OHC}	Output HIGH Voltage - CMOS	V _{CC} = Min, I _{OH} = -10μA	V _{CC} - 0.1		V
V _{OL}	Output LOW Voltage - TTL	V _{CC} = Min, I _{OL} = 16mA		0.5	V
V _{OLC}	Output LOW Voltage - CMOS	V _{CC} = Min, I _{OL} = 10μA		0.1	V
V _{IH}	Input HIGH Level		2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW Level		-0.3	0.8	V
I _{IL}	Input Leakage Current	V _{CC} = Max, GND ≤ V _{IN} ≤ V _{CC}		±10	μA
I _{OZ}	Output Leakage Current	I/O = High-Z, GND ≤ V _O ≤ V _{CC}		±10	μA
I _{SC}	Output Short Circuit Current ⁴	V _{CC} = 5V, V _O = 0.5V, T _A = 25°C	-30	-120	mA
I _{CC}	V _{CC} Current	V _{IN} = 0V or V _{CC} ^{3,11} f = 25MHz All outputs disabled	-20	80 (typ.) ¹⁹	mA
			-25		
			I-25		
C _{IN}	Input Capacitance ⁵	T _A = 25°C, V _{CC} = 5.0V @ f = 1MHz		6	pF
C _{OUT}	Output Capacitance ⁵			12	pF

A.C. Electrical Characteristics Combinatorial

Over the Operating Range

Symbol	Parameter ^{6, 12}	-20 ¹⁷		-25 / I-25 ¹⁷		Unit
		Min	Max	Min	Max	
t _{PDI}	Propagation delay Internal (t _{IA} + t _{LC})		13		17	ns
t _{PDX}	Propagation delay External (t _{IA} + t _{AL} + t _{LC} + t _{LO})		20		25	ns
t _{IA}	Input or I/O pin to array input		2		2	ns
t _{AL}	Array input to LCC		12		16	ns
t _{LC}	LCC input to LCC output ¹⁰		1		1	ns
t _{LO}	LCC output to output pin		5		6	ns
t _{OD, toe}	Output Disable, Enable from LCC output ⁷		5		6	ns
t _{ox}	Output Disable, Enable from input pin ⁷		20		25	ns


Combinatorial Timing - Waveforms and Block Diagram


A.C. Electrical Characteristics Sequential

Over the Operating Range

Symbol	Parameter^{6, 12}	-20¹⁷		-25 / I-25¹⁷		Unit
		Min	Max	Min	Max	
t _{SCI}	Internal set-up to system-clock ⁸ - LCC ¹⁴ (t _{IA} + t _{SK} + t _{LC} - t _{Ck})	8		11		ns
t _{SCX}	Input ¹⁶ (Ext.) set-up to system clock, -LCC (t _{IA} + t _{SCI})	10		14		ns
t _{COI}	System-clock to Array Int. -LCC/IOC/INC ¹⁴ (t _{Ck} + t _{LC})		7		8	ns
t _{COX}	System-clock to Output Ext. - LCC (t _{COI} + t _{LO})		12		14	ns
t _{HX}	Input hold time from system clock - LCC	0		0		ns
t _{SK}	LCC input set-up to async. clock ¹³ - LCC	1		1		ns
t _{AK}	Clock at LCC or IOC - LCC output	1		1		ns
t _{HK}	LCC input hold time from async. clock - LCC	4		4		ns
t _{SI}	Input set-up to system clock - IOC/INC ¹⁴ (t _{SK} - t _{Ck})	0		0		ns
t _{HI}	Input hold time from system clock - IOC/INC (t _{Ck} - t _{SK})	5		6		ns
t _{PK}	Array input to IOC PCLK clock		9		11	ns
t _{SPI}	Input set-up to PCLK clock ¹⁸ - IOC/INC (t _{SK} -t _{PK} -t _{IA})	0		0		ns
t _{HPI}	Input hold from PCLK clock ¹⁸ - IOC/INC (t _{PK} +t _{IA} -t _{SK})	10		12		ns
t _{SD}	Input set-up to system clock - IOC Sum-D ¹⁵ (t _{IA} + t _{AL} + t _{LC} + t _{SK} - t _{Ck})	10		13		ns
t _{HD}	Input hold time from system clock - IOC Sum-D	0		0		ns
t _{SDP}	Input set-up to PCLK clock (t _{IA} + t _{AL} + t _{LC} + t _{SK} - t _{PK}) - IOC Sum-D	7		9		ns
t _{HDP}	Input hold time from PCLK clock - IOC Sum-D	0		0		ns
t _{Ck}	System-clock delay to LCC/IOC/INC		6		7	ns
t _{CW}	System-clock low or high pulse width	7		8		ns
f _{MAX1}	Max. system-clock frequency Int/Int 1/(t _{SCI} + t _{COI})		66.6		52.6	MHz
f _{MAX2}	Max. system-clock frequency Ext/Int 1/(t _{SCX} + t _{COI})		58.8		45.4	MHz
f _{MAX3}	Max. system-clock frequency Int/Ext 1/(t _{SCI} + t _{COX})		50.0		40.0	MHz
f _{MAX4}	Max. system-clock frequency Ext/Ext 1/(t _{SCX} + t _{COX})		45.4		35.7	MHz
f _{TGL}	Max. system-clock toggle frequency 1/(t _{CW} + t _{Ck}) ⁹		71.4		62.5	MHz
t _{PR}	LCC preset/reset to LCC output		1		2	ns
t _{ST}	Input to Global Cell preset/reset (t _{IA} + t _{AL} + t _{PR})		15		20	ns
t _{AW}	Asynch. preset/reset pulse width	8		8		ns
t _{RT}	Input to LCC Reg-Type (RT)		8		10	ns
t _{RTV}	LCC Reg-Type to LCC output register change		1		2	ns
t _{RTC}	Input to Global Cell register-type change (t _{RT} + t _{RTV})		9		12	ns
t _{RW}	Asynch. Reg-Type pulse width	10		10		ns
t _{RESET}	Power-on reset time for registers in clear state ²		5		5	μs

Sequential Timing - Waveforms and Block Diagram




Notes:

- Minimum DC input is -0.5V, however inputs may undershoot to -2.0V for periods less than 20ns.
- Test points for Clock and Vcc in t_r , t_f , t_{CL} , t_{CH} , and t_{RESET} are referenced at 10% and 90% levels.
- I/O pins are 0V or Vcc.
- Test one output at a time for a duration of less than 1 sec.
- Capacitances are tested on a sample basis.
- Test conditions assume: signal transition times of 5ns or less from the 10% and 90% points, timing reference levels of 1.5V (unless otherwise specified).
- t_{OE} is measured from input transition to $VREF \pm 0.1V$ (See test loads at end of Section 6 for $VREF$ value).
- t_{OP} is measured from input transition to $VOH - 0.1V$ or $VOH + 0.1V$.
- DIP: "System-clock" refers to pin 1/21 high speed clocks. PLCC: "System-clock" refers to pin 2/24 high speed clocks.
- For T or JK registers in toggle (divide by 2) operation only.
- For combinational and async-clock to LCC output delay.
- ICC for a typical application: This parameter is tested with the device programmed as a 10-bit D-type counter.
- Test loads are specified in Section 6 of this Data Book.
- "Async. clock" refers to the clock from the Sum term (OR gate).
- The "LCC" term indicates that the timing parameter is applied to the LCC register. The "IOC" term indicates that the timing parameter is applied to the IOC register.
- The "LCC/IOC" term indicates that the timing parameter is applied to both the LCC and IOC registers.
- The "LCC/IOC/INC" term indicates that the timing parameter is applied to the LCC, IOC and INC registers.
- This refers to the Sum-D gate routed to the IOC register for an additional buried register.
- The term "Input" without any reference to another term refers to an (external) input pin.
- PA7140-1 is an alternate number for PA7140-20.
PA7140-2 is an alternate number for PA7140-25.
- The parameter t_{SP} indicates that the PCLK signal to the IOC register is always slower than the data from the pin or input by the absolute value of $(t_{SK} - t_{PK} - t_{IA})$. This means that no set-up time for the data from the pin or input is required, i.e. the external data and clock can be sent to the device simultaneously. Additionally, the data from the pin must remain stable for t_{HP} time, i.e. to wait for the PCLK signal to arrive at the IOC register.
- Typical (typ) ICC is measured at $T_A = 25^\circ C$,
 $Freq = 25MHz$, $Vcc = 5V$.

Ordering Information



PART NUMBER	SPEED	TEMPERATURE	PACKAGE
PA7140T-20	13/20ns	C	T40
PA7140J-20	13/20ns	C	J44
PA7140T-25	17/25ns	C	T40
PA7140TI-25	17/25ns	I	T40
PA7140J-25	17/25ns	C	J44
PA7140JI-25	17/25ns	I	J44

Part Number

Package Diagrams


(Drawings are not necessarily to scale.)

Dimension in inches
Dimension in millimeters





7


20-Pin Plastic DIP (P20)




20-Pin PLCC (J20)




Dimension in inches
Dimension in millimeters







7

24-Pin Plastic DIP (P24)**24-Pin SOIC (S24)**


**28-Pin Plastic Dip (P28)**




7



Dimension in inches
Dimension in millimeters



40-Pin Plastic DIP (T40)



44-Pin PLCC (J44)