

Document No.	853-0143
ECN No.	96054
Date of Issue	March 14, 1989
Status	Product Specification
Memory Products	

82S130

82S131

2K-bit TTL bipolar PROM

DESCRIPTION

The 82S130 and 82S131 are field programmable, which means that custom patterns are immediately available by following the Signetics Generic I fusing procedure. The 82S130 and 82S131 devices are supplied with all outputs at logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

These devices include on-chip decoding and 1 Chip Enable input for ease of memory expansion. They feature either Open Collector or 3-State outputs for optimization of word expansion in bused organizations.

Ordering information can be found on the following page.

The 82S130 and 82S131 devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information, consult the Signetics Military Data Handbook.


FEATURES

- Address access time: 50ns max
- Power dissipation: 0.3mW/bit typ
- Input loading: $-100\mu\text{A}$ max
- On-chip address decoding
- One Chip Enable input
- Output options:
 - N82S130: Open Collector
 - N82S131: 3-State
- No separate fusing pins
- Unprogrammed outputs are Low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATIONS



BLOCK DIAGRAM



2K-bit TTL bipolar PROM (512 × 4)

82S130 / 82S131

AC ELECTRICAL CHARACTERISTICS


$R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30\text{pF}$, $0^\circ\text{C} \leq T_{\text{amb}} \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{\text{CC}} \leq 5.25\text{V}$

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				Min	Typ ¹	Max	
Access time ²							
t _{AA}		Output	Address			50	ns
t _{CE}		Output	Chip Enable			30	ns
Disable time ³							
t _{CD}		Output	Chip Disable			30	ns

NOTES:

- 1. Typical values are at $V_{\text{CC}} = 5\text{V}$, $T_{\text{amb}} = +25^\circ\text{C}$.
- 2. Tested at an address cycle time of $1\mu\text{s}$.
- 3. Measured at a delta of 0.5V from Logic Level with $R_1 = 750\Omega$, $R_2 = 750\Omega$, $C_L = 5\text{pF}$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORMS

