

CYM1846

Features

- High-density 16-megabit SRAM module
- 32-bit standard footprint supports from 16Kx32 through 1Mx32
- High-speed SRAMs
 - Access time of 12 ns
- Low active power
 - -4.4W (max.) at 12 ns
- Compatible with CYM1821, CYM1831, CYM1836, CYM1841, and CYM1851 JEDEC modules
- Available in 72-pin ZIP or SIMM/Angled SIMM

Functional Description

The CYM1846 is a high-performance 16-megabit static RAM module organized as 512K words by 32 bits. This module is

512K x 32 Static RAM Module

constructed from four 512K x 8 SRAMs in SOJ packages mounted on an epoxy laminate substrate. Four chip selects are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of the chip selects.

The CYM1846 is designed for use with standard 72-pin SIMM socket and ZIP footprint. The pinout is compatible with the 64-pin JEDEC ZIP/SIMM module family (CYM1821, CYM1831, CYM1836, and CYM1841) and the 72-pin CYM1851. Thus, a single motherboard design can be used to accommodate memory depth ranging from 16K words (CYM1821) to 1024K words (CYM1851). The standard SIMM can be used in Angled SIMM sockets and is available with either tin-lead or 10 micro-inches of gold flash on the edge contacts.

Presence detect pins $(PD_0 - PD_3)$ are used to identify module memory density in applications where modules with alternate word depths can be interchanged.





Selection Guide

	1846–12	1846–15	1846–20	1846–25	1846–35
Maximum Access Time (ns)	12	15	20	25	35
Maximum Operating Current (mA)	800	800	800	800	800
Maximum Standby Current (mA)	240	240	240	240	240

Shaded area contains preliminary information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-55°C to +125°C Ambient Temperature with Power Applied-10°C to +85°C

Supply Voltage to Ground Potential -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State -0.5V to +V_{CC} DC Input Voltage-0.5V to +7.0V

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	$5V \pm 10\%$

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Condition	ıs	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA	2.4		V	
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage		-0.5	0.8	V	
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$	-10	+10	μΑ	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disa	-10	+10	μΑ	
I _{CC}	V _{CC} Operating Supply Current	$\frac{V_{CC}}{CS_N} = Max., I_{OUT} = 0 \text{ mA},$			800	mA
I _{SB1}	Automatic CS Power-Down Current ^[1]	Max. V_{CC} , $\overline{CS} \ge V_{IH}$, Min. Duty Cycle = 100%			240	mA
I _{SB2}	Automatic CS Power-Down	Max. V_{CC} , $\overline{CS} \ge V_{CC} - 0.2V$,	-20, -25, 35		40	mA
1	Current ^[1]	$V_{IN} \ge V_{CC} - 0.2V$, or $V_{IN} \le 0.2V$	-12, -15		120	mA

Capacitance^[2]

Parameter	Description	Test Conditions	Max.	Unit
C _{INA}	Input Capacitance (WE, OE, A ₀₋₁₈)	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	40	pF
C _{INB}	Input Capacitance (CS)	$V_{\rm CC} = 5.0 V$	20	pF
C _{OUT}	Output Capacitance		20	pF

Note:

A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given. Tested on a sample basis. 1.

2.



AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range^[3]

		184	6–12	184		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE	•					
t _{RC}	Read Cycle Time	12		15		ns
t _{AA}	Address to Data Valid		12		15	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACS}	CS LOW to Data Valid		12		15	ns
t _{DOE}	OE LOW to Data Valid		7		8	ns
t _{LZOE}	OE LOW to Low Z	0		0		ns
t _{HZOE}	OE HIGH to High Z		7		8	ns
t _{LZCS}	CS LOW to Low Z ^[4]	3		3		ns
t _{HZCS}	CS HIGH to High Z ^[4, 5]		7		8	ns
t _{PD}	CS HIGH to Power-Down		12		15	ns
WRITE CYCLE ^[6]	•			•		•
t _{WC}	Write Cycle Time	12		15		ns
t _{SCS}	CS LOW to Write End	9		10		ns
t _{AW}	Address Set-Up to Write End	9		10		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	1		1		ns
t _{PWE}	WE Pulse Width	10		12		ns
t _{SD}	Data Set-Up to Write End	7		8		ns
t _{HD}	Data Hold from Write End	1		1		ns
t _{LZWE}	WE HIGH to Low Z	3		3		ns
t _{HZWE}	WE LOW to High Z ^[5]	0	7	0	8	ns

Shaded area contains preliminary information.





Switching	Characteristics	Over the	Operating	Range ^[3]	(continued)
-----------	-----------------	----------	-----------	----------------------	-------------

		184	6–20	1846–25		1846–35		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
t _{RC}	Read Cycle Time	20		25		35		ns
t _{AA}	Address to Data Valid		20		25		35	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACS}	CS LOW to Data Valid		20		25		35	ns
t _{DOE}	OE LOW to Data Valid		10		15		25	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z		10		12		12	ns
t _{LZCS}	CS LOW to Low Z ^[4]	3		3		3		ns
t _{HZCS}	CS HIGH to High Z ^[4, 5]		10		12		12	ns
t _{PD}	CS HIGH to Power-Down		20		25		35	ns
WRITE CYCLE	6]		•					
t _{WC}	Write Cycle Time	20		25		35		ns
t _{SCS}	CS LOW to Write End	15		20		30		ns
t _{AW}	Address Set-Up to Write End	15		20		30		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	1		2		2		ns
t _{PWE}	WE Pulse Width	15		20		30		ns
t _{SD}	Data Set-Up to Write End	10		15		20		ns
t _{HD}	Data Hold from Write End	1		2		2		ns
t _{LZWE}	WE HIGH to Low Z	3		4		5		ns
t _{HZWE}	WE LOW to High Z ^[6]	0	10	0	12	0	12	ns

Notes:

Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{QL}/I_{OH} and 30-pF load capacitance. 3.

4.

At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested. t_{HZCS} and t_{HZWE} are specified with $C_L = 5$ pF as in part (b) of AC Test Loads and Waveforms. Transition is measured \pm 500 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of \overline{CS} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. 5. 6.



CYM1846

Switching Waveforms

Read Cycle No. 1 [7, 8]







Write Cycle No. 1 (WE Controlled) ^[6]



Notes:

^{7.} WE is HIGH for read cycle. 8. Device is continuously selected, $\overline{CS} = V_{IL}$, and $\overline{OE} = V_{IL}$. 9. Address valid prior to or coincident with CS transition LOW.



Switching Waveforms (continued)

Write Cycle No. 2 (CS Controlled) ^[6, 10]



Note:

10. If CS goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

Truth Table

CS	WE	OE	Inputs/Output	Mode
Н	Х	Х	High Z	Deselect/Power-Down
L	Н	L	Data Out	Read
L	L	Х	Data In	Write
L	Н	Н	High Z	Deselect

Ordering Information

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
12	CYM1846PM-12C	PM21	72-Pin Plastic SIMM Module	Commercial
	CYM1846P8-12C	PM21	72-Pin Plastic SIMM Module (gold contacts)	
	CYM1846PZ-12C	PZ11	72-Pin Plastic ZIP Module	
15	CYM1846PM-15C	PM21	72-Pin Plastic SIMM Module	Commercial
	CYM1846P8-15C	PM21	72-Pin Plastic SIMM Module (gold contacts)	
	CYM1846PZ-15C	PZ11	72-Pin Plastic ZIP Module	
20	CYM1846PM-20C	PM21	72-Pin Plastic SIMM Module	Commercial
	CYM1846P8-20C	PM21	72-Pin Plastic SIMM Module (gold contacts)	
	CYM1846PZ-20C	PZ11	72-Pin Plastic ZIP Module	
25	CYM1846PM-25C	PM21	72-Pin Plastic SIMM Module	Commercial
	CYM1846P8-25C	PM21	72-Pin Plastic SIMM Module (gold contacts)	
	CYM1846PZ-25C	PZ11	72-Pin Plastic ZIP Module	
35	CYM1846PM-35C	PM21	72-Pin Plastic SIMM Module	Commercial
	CYM1846P8-35C	PM21	72-Pin Plastic SIMM Module (gold contacts)	
	CYM1846PZ-35C	PZ11	72-Pin Plastic ZIP Module	

© Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



Ordering Information

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range			
Shaded area contains preliminary information.							

Document #: 38-M-00073-B

Package Diagrams



72-Pin Plastic SIMM Module PM21

72-Pin Plastic ZIP Module PZ11

