



Am7948


Advanced
Micro
Devices

Subscriber Line Interface Circuit

DISTINCTIVE CHARACTERISTICS

- Ideal for Long Loop applications
- Low standby power (45 mW)
- -40-V to -58-V battery operation
- On-hook transmission
- Tip open state for ground start lines
- Two-wire impedance set by single external impedance
- Programmable constant current feed
- Programmable loop detect threshold
- Current gain = 200
- Polarity reversal option available
- On-chip thermal management (TMG)
- On-chip ring and test relay driver and relay snubber circuits

BLOCK DIAGRAM




Publication #: 19220 Rev: A Amendment: 0
Issue Date: December 1994

This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice. **1-125**

0257527 0035418 611

ORDERING INFORMATION

AMD® standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations	
AM7948	JC
	PC
	DC

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.


Note:

* Specifications in this data sheet are guaranteed by testing from 0° C to +70° C. Performance from -40° C to +85° C is guaranteed by characterization and periodic sampling of production units.


CONNECTION DIAGRAMS

Top View

32-Pin PLCC



28-Pin Plastic or Ceramic DIP



Notes:

1. Pin 1 is marked for orientation.
2. TP is a thermal conduction pin tied to substrate.
3. NC = No Connect

PIN DESCRIPTION

AGND/DGND

Ground

Analog and Digital ground.

A(TIP)

(Output)

Output of A(TIP) power amplifier.

BGND

Ground

Battery (power) ground.

B(RING)

(Output)

Output of B(RING) power amplifier.

CAS

Capacitor for Anti-Saturation

Pin for capacitor to filter reference voltage when operating in Anti-Saturation region.

C4—C1

Decoder (Inputs)

SLIC control pins. C4 is MSB and C1 is LSB. TTL compatible.

DA

Ring Trip Negative (Input)

Negative input to ring trip comparator.

DB

Ring Trip Positive (Input)

Positive input to ring trip comparator.

DET

Switch Hook Detector (Output)

When enabled, a logic LOW indicates that selected condition is detected. The detect condition is selected by the logic inputs (C1, C2, C3, and E0). The output is open-collector with a built in 15 k Ω pull-up resistor.

E0

Detect Enable (Input)

A logic high enables DET. A logic low disables DET.

HPA

A(TIP) side of high-pass filter capacitor.

HPB

B(RING) side of high-pass filter capacitor.

NC

No Connect

Pin not internally connected.

RD

Detect Resistor Pin

Detector threshold set and filter pin.

RDC

DC Feed Resistor Pin

Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). The sign of V_{RDC} is minus for normal polarity and plus for reverse polarity.

RINGOUT

Ring Relay Driver (Output)

Open collector driver with emitter internally connected to BGND.

RSN

Receive Summing Node (Input)

The metallic current (both AC and DC) between A(TIP) and B(RING) is equal to 200 times the current into this pin. The networks which program receive gain, two-wire impedance, and feed resistance all connect to this node.

TESTOUT

Test Relay Driver (Output)

Open collector driver with emitter internally connected to AGND.

TMG

Thermal Management

External resistor connects between this pin and V_{BAT} to offload power dissipation from SLIC. Functions during normal polarity and reverse polarity states.

TP

Thermal Pin

Thermal pin for connection to pad for heat dissipation. Thermally connected to substrate.

V_{BAT}

Battery supply and connection to substrate.

V_{CC}

+5-V power supply.

V_{EE}

-5-V power supply.

V_{TX}

Transmit Audio (Output)

This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. V_{TX} also sources the two-wire input impedance programming network.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-55°C to +150°C
V _{CC} with respect to AGND/DGND	0.4 V to +7 V
V _{EE} with respect to AGND/DGND	0.4 V to -7 V
V _{BAT} with respect to AGND/DGND:		
Continuous	+0.4 V to -70 V
10 ms	+0.4 V to -75 V
BGND with respect to		
AGND/DGND	+3 V to -3 V
A(TIP) or B(RING) to BGND:		
Continuous	-70 V to +1 V
10 ms (F = 0.1 Hz)	-70 V to +5 V
1 μs (F = 0.1 Hz)	-80 V to +8 V
250 ns (F = 0.1 Hz)	-90 V to +12 V
Current from A(TIP) or B(RING)	±150 mA
RINGOUT/TESTOUT Current	75 mA
RINGOUT/TESTOUT voltage	BGND to +7 V
RINGOUT/TESTOUT transient	BGND to +10 V
DA and DB inputs		
Voltage on ring trip inputs	V _{BAT} to 0 V
Current into ring trip inputs	±10 mA
C4-C1, E0		
Input voltage	-0.4 V to V _{CC} +0.4 V
Maximum Power Dissipation, Continuous,		
TA = 70°C, No heat sink (see note):		
In 32-pin PLCC package	1.7 W
In 28-pin ceramic DIP package	2.5 W
In 28-pin plastic DIP package	1.4 W
Thermal Data:	θ _{JA}
In 32-pin PLCC package	43°C/W typical
In 28-pin ceramic DIP package	...	30°C/W typical
In 28-pin plastic DIP package	53°C/W typical

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See SLIC Packaging Considerations section for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature	0°C to +70°C*
V _{CC}	4.75 V to 5.25 V
V _{EE}	-4.75 V to -5.25 V
V _{BAT}	-40 V to -58 V
AGND/DGND	0 V
BGND with respect to		
AGND/DGND	-100 mV to +100 mV
Load resistance on V _{TX} to ground	10 kΩ minimum

Notes:

Operating Ranges define those limits between which the functionality of the device is guaranteed.

*Specifications in this data sheet are guaranteed by testing from 0°C to +70°C. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units. Steady state operation at T_A = 70°C is guaranteed by testing at 90°C and guard banding.

ELECTRICAL CHARACTERISTICS (See Note 1)

Description	Test Conditions	Advance Information			Unit	Note	
		Min	Typ	Max			
Transmission Performance							
2-wire return loss	200 Hz to 3.4 kHz	26			dB	1, 4, 7	
Analog output (V_{TX}) impedance			3	20	Ω	4	
Analog (V_{TX}) output offset voltage	0°C to +70°C -40°C to +85°C	-35 -40		+35 +40	mV mV	4	
Overload level, 2-wire and 4-wire	Active state	2.5			Vpk	2a	
Overload level	On-hook, $R_{LAC} = 900 \Omega$	1.18			Vrms	2b	
THD, Total Harmonic Distortion	0 dBm 0 dBm, $R_{LDC} = 2030 \Omega$, BAT = -42.5 V +7 dBm		-64 -45 -55	-50	dB dB dB	5 5	
				-36	dB	5	
THD, on-hook	+1 dBm, $R_{LAC} = 900 \Omega$				dB	5	
Longitudinal Capability (See Test Circuit D)							
Longitudinal to Metallic L-T, L-4	200 Hz to 1 kHz	normal polarity	63	70	dB	4	
	200 Hz to 1 kHz	reverse polarity	58		dB		
	200 Hz to 1 kHz	-40°C to +85°C	58		dB		
	1 kHz to 3.4 kHz		58		dB	4	
1 kHz to 3.4 kHz	-40°C to +85°C	54		dB			
Longitudinal signal generation 4-L	200 Hz to 800 Hz	normal polarity	40		dB		
Longitudinal current per pin	Active state		8.5	27	mArms		
	Stand-by state		8.5	27	mArms		
Longitudinal impedance at A or B	0 to 100 Hz		25	35	Ω /pin		
Idle Channel Noise							
C-message weighted noise	$R_L = 600 \Omega$	+25°C to +85°C		+7	+10	dBrnC	4
	$R_L = 600 \Omega$	-40°C to +25°C			+12	dBrnC	
Psophometric weighted noise	$R_L = 600 \Omega$	+25°C to +85°C		-83	-80	dBmp	
	$R_L = 600 \Omega$	-40°C to +25°C			-78	dBmp	
Insertion Loss (2-Wire to 4-Wire and 4-Wire to 2-Wire, See Test Circuits A and B)							
Gain accuracy	0 dBm, 1 kHz	0°C to +70°C	-0.15		+0.15	dB	4
	0 dBm, 1 kHz	-40°C to +85°C	-0.20		+0.20	dB	
	On-hook, OHT mode		-0.35		+0.35	dB	
Gain accuracy over frequency relative to 1 kHz	300 to 3400 Hz	0°C to +70°C	-0.10		+0.10	dB	5
	300 to 3400 Hz	-40°C to +85°C	-0.15		+0.15	dB	4
Gain tracking relative to 0 dBm	+3 dBm to -55 dBm	0°C to +70°C	-0.10		+0.10	dB	4
	+3 dBm to -55 dBm	-40°C to +85°C	-0.15		+0.15	dB	
	+3 dBm, BAT = 42.5 V, $R_{LDC} = 2030 \Omega$		-0.30		+0.30	dB	
	On-hook		-0.35		+0.35	dB	
Balance Return Signal (4-Wire to 4-Wire)							
Gain accuracy	Ref: 0 dBm, 1 kHz	0°C to +70°C	-0.15		+0.15	dB	3
	Ref: 0 dBm, 1 kHz	-40°C to +85°C	-0.20		+0.20	dB	4
Gain accuracy over frequency	300 Hz to 3400 Hz	0°C to +70°C	-0.10		+0.10	dB	3
	300 Hz to 3400 Hz	-40°C to +85°C	-0.15		+0.15	dB	4
Gain tracking relative to 0 dBm	+3 dBm to -55 dBm	0°C to +70°C	-0.10		+0.10	dB	4
	+3 dBm to -55 dBm	-40°C to +85°C	-0.15		+0.15	dB	
Group delay	0 dBm, 1 kHz			4	μ s	4, 7	

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions	Advance Information			Unit	Note
		Min	Typ	Max		
Line Characteristics						
I _L , Short loops, active or OHT	R _{LDC} = 600 Ω	20	22	24	mA	
I _L , Long loops, active	R _{LDC} = 2030 Ω, BAT = -42.5 V, T _A = 25°C	18	18.6		mA	
I _L , Accuracy, standby	$I_L = \frac{ V_{BAT} -3V}{R_L+1800}$ T _A = 25°C	0.7I _L	I _L	1.3I _L	mA	
I _L , Loop current, tip open mode	R _L = 0 B to GND B to V _{BAT} + 6 V		0 30 30	100	μA mA mA	
I _L , Loop current, open circuit mode	R _L = 0			100	μA	
I _L LIM	Active, A and B to GND		70	100	mA	
V _A , Active, ground start signalling	A to -48 V = 7 kΩ, B to GND = 100 Ω	-7.5	-5			4
V _{AB} , Open circuit voltage	BAT = -52 V	-42.75	-45.7		V	
Power Supply Rejection Ratio (Vripple = 100 mVrms), Active Normal Mode						
V _{CC}	50 Hz to 3400 Hz	30	40		dB	5
V _{EE}	50 Hz to 3400 Hz	28	35		dB	5
V _{BAT}	50 Hz to 3400 Hz	28	50		dB	5
Effective internal resistance	CAS pin to GND	85	170	255	kΩ	4
Power Dissipation						
On-hook, open circuit			25	70	mW	
On-hook, standby mode			45	85	mW	
On-hook, OHT mode			120	180	mW	
On-hook, active mode	R _{TMG} = open R _{TMG} = 2500 Ω		180 195	270 300	mW mW	4
Off-hook, standby mode	R _L = 600 Ω		860	1100	mW	
Off-hook, OHT mode	R _L = 300 Ω, R _{TMG} = open		1000	1300	mW	
Off-hook, active mode	R _L = 300 Ω, R _{TMG} = 2500 Ω		450	800	mW	
Supply Currents, Battery = -58 V						
I _{CC} , On-hook V _{CC} supply current	Open Circuit Mode OHT Mode Standby Mode Active Mode, BAT = -48 V		1.7 4.9 2.2 6.3	2.5 7.5 3.0 8.5	mA mA mA mA	
I _{EE} , On-hook V _{EE} supply current	Open Circuit Mode OHT Mode Standby Mode Active Mode, BAT = -48 V		0.7 2.0 0.77 2.1	2.0 3.5 2.0 5.0	mA mA mA mA	
I _{BAT} , On-hook V _{BAT} supply current	Open Circuit Mode OHT Mode Standby Mode Active Mode, BAT = -48 V		0.18 1.9 0.45 4.2	1.0 4.7 1.5 5.7	mA mA mA mA	
RFI Rejection						
RFI rejection	100 kHz to 30 MHz, (See Figure F)			1.0	mVrms	4

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions	Advance Information			Unit	Note
		Min	Typ	Max		
Logic Inputs (C1, C2, C3, C4, E0)						
V _{IH} , Input High voltage		2.0			V	
V _{IL} , Input Low voltage				0.8	V	
I _{IH} , Input High current		-75		40	μA	
I _{IL} , Input Low current	C1, C2, C3, C4, E0	-400			μA	
Logic Output (DET)						
V _{OL} , Output Low voltage	I _{OUT} = 0.3 mA, 15 kΩ to V _{CC}			0.40	V	
V _{OH} , Output High voltage	I _{OUT} = -0.1 mA, 15 kΩ to V _{CC}	2.4			V	
Ring Trip Detector Input (DA, DB)						
Bias current		-500	-50		nA	
Offset voltage	Source resistance = 2 MΩ	-50	0	+50	mV	6
Loop Detector						
I _T , Loop detect threshold tolerance	R _D = 35.4 kΩ, active R _D = 35.4 kΩ, idle R _D = 35.4 kΩ, tip open	330/R _D 330/R _D 330/R _D	375/R _D 375/R _D 375/R _D	420/R _D 420/R _D 420/R _D	A A A	

Table 1. SLIC Decoding

State	C3 C2 C1	Two-Wire Status	DET Output
0	0 0 0	Open circuit	Ring trip
1	0 0 1	Ringing	Ring trip
2	0 1 0	Active	Loop det.
3	0 1 1	On-hook TX (OHT)	Loop det.
4	1 0 0	Tip open	Loop det.
5	1 0 1	Standby	Loop det.
6	1 1 0	Active polarity reversal	Loop det.
7	1 1 1	OHT polarity reversal	Loop det.

Note:


C4 logic high enables the Testout relay driver.

SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit	Note
tshdd	E0 Low to DET Low	Switch hook detect (See Figure E)			1.1	μs	
tshd0	E0 High to DET High				3.8		

SWITCHING WAVEFORMS


E0 to DET



Note:

All delays measured at 1.4-V level.


RELAY DRIVER SPECIFICATIONS



Description	Test Conditions	Min	Typ	Max	Unit	Note
Relay Driver Output (RINGOUT) (-40 °C to +85°C)						
On voltage	$I_{OL} = 35 \text{ mA}$		+0.3	+0.5	V	
Off leakage	$V_{OH} = +5 \text{ V}$			100	μA	
Zener break over	$I_Z = 100 \text{ μA}$	6	7.2		V	
Zener ON voltage	$I_Z = 30 \text{ mA}$		10		V	
Test Driver Output (TESTOUT) (-40 °C to +85°C)						
On voltage	$I_{OL} = 35 \text{ mA}$		+0.4	+0.75	V	
Off leakage	$V_{OH} = +5 \text{ V}$			100	μA	
Zener break over	$I_Z = 100 \text{ μA}$	6	7.2		V	
Zener ON voltage	$I_Z = 30 \text{ mA}$		10		V	

Notes:

1. Unless otherwise noted, test conditions are: $BAT = -48\text{ V}$, $V_{CC} = +5\text{ V}$, $V_{EE} = -5\text{ V}$, $R_L = 600\ \Omega$, $R_{DC1} = R_{DC2} = 11.36\text{ k}\Omega$, $R_D = 35.4\text{ k}\Omega$, $R_{TMG} = 2500\ \Omega$, No fuse resistors, $C_{HP} = 0.2\ \mu\text{F}$, $C_{DC} = 0.1\ \mu\text{F}$, $CCAS = 0.1\ \mu\text{F}$, $D_1 = 1\text{N}400\text{x}$, two-wire AC input impedance is a $900\ \Omega$ resistance synthesized by the programming network shown below.




2. a. Overload level is defined when $THD = 1\%$.
b. Overload level is defined when $THD = 1.5\%$.
3. Balance return signal is the signal generated at V_{TX} by V_{RX} . This spec assumes that the two-wire AC load impedance matches the programmed impedance.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
6. Tested with $0\ \Omega$ source impedance. $2\text{ M}\Omega$ specified for system design only.
7. Group delay can be greatly reduced by using a Z_T network such as that shown in Note 1 above. The network will reduce the group delay to less than $2\ \mu\text{s}$ and increase 2WRL . The effect of group delay on linecard performance may also be compensated for by synthesizing complex impedance with the AMD SLAC or DSLAC device.

Table 2. User-Programmable Components

$Z_T = 200 (Z_{2WIN} - 2R_F)$	<p>Z_T is connected between the V_{TX} and RSN pins. The fuse resistors are R_F and Z_{2WIN} is the desired 2-wire AC input impedance. When computing Z_T, the internal current amplifier pole and any external stray capacitance between V_{TX} and RSN must be taken into account.</p>
$Z_{RX} = \frac{Z_L}{G_{42L}} \cdot \frac{200 \cdot Z_T}{Z_T + 200 (Z_L + 2 \cdot R_F)}$	<p>Z_{RX} is connected from V_{RX} to RSN. Z_T is defined above, and G_{42L} is the desired receive gain.</p>
$R_{DC1} + R_{DC2} = \frac{500}{I_{LOOP}}$ $C_{DC} = 1.5ms \cdot \frac{R_{DC1} + R_{DC2}}{R_{DC1} \cdot R_{DC2}}$	<p>R_{DC1}, R_{DC2}, and C_{DC} form the network connected to the RDC pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant current region.</p>
$R_D = \frac{375}{I_T}, \quad C_D = \frac{0.5 \text{ ms}}{R_D}$	<p>R_D and C_D form the network connected from RD to -5 V and I_T is the threshold current between on-hook and off-hook.</p>
$C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi F_c}$	<p>C_{CAS} is the regulator filter capacitor and F_c is the desired filter cut-off frequency.</p>
$I_{OHT} = \frac{500}{R_{DC1} + R_{DC2}}$	<p>OHT Loop current (constant current region).</p>
<p>Thermal Management Equations (Normal Active and Tip Open States)</p>	
$R_{MG} \geq \frac{V_{BAT} - 6 \text{ V}}{I_{LOOP}}$	<p>R_{TMG} is connected from TMG to V_{BAT} and is used to limit power dissipation within the SLIC in active and tip open modes only.</p>
$P_{RMG} = \frac{(V_{BAT} - 6 \text{ V} - (I_L \cdot R_L))^2}{R_{MG}}$	<p>Power dissipated in the thermal management resistor, R_{TMG}, during active and tip open states.</p>
$P_{SLIC} = V_{BAT} \cdot I_L - P_{RMG} - R_L(I_L)^2 + 0.12 \text{ W}$	<p>Power dissipated in the SLIC while in active and tip open states.</p>


$R_{DC} = R_{DC1} + R_{DC2} = 22.72 \text{ k}\Omega$
 $BAT = -48 \text{ V}$



Notes:

1. $V_{AB} = I_L R_L' = \frac{500}{R_{DC}} R_L'$, where $R_L' = R_L + 2 R_F$
2. $V_{AB} = 0.925 (V_{BAT}) + 0.9 - I_L \frac{R_{DC}}{120}$
3. $V_{AB} = 0.925 (V_{BAT}) - 1.83 - I_L \frac{R_{DC}}{120}$

Figure 1. Load Line (Typical)




Note:


Feed current programmed by R_{DC1} and R_{DC2} .

Figure 2. Feed Programming


TEST CIRCUITS



A. Two-to-Four-Wire Insertion Loss




B. Four-to-Two-Wire Insertion Loss and Balance Return Signal



S2 Open, S1 Closed
 L-T Long. Bal. = $20 \log (V_{AB} / E)$
 L-T Long. Rej. = $20 \log (V_{TX} / E)$

S2 Closed, S1 Open
 4-L Long. Sig. Gen. = $20 \log (V_L / V_{RX})$

C. Longitudinal Balance (IEEE 455-1984)




Note:

Z_D is the desired impedance (e.g., the characteristic impedance of the line).


$R_L = -20 \log (2 V_M / V_S)$

D. Two-Wire Return Loss Test Circuit

TEST CIRCUITS (continued)




E. Loop Detector Switching



F. RFI Test Circuit

TEST CIRCUITS (continued)



G. Am7948 Test Circuit