

# ACT™ 1 Field Programmable Gate Arrays

#### **Features**

- Up to 2000 Gate Array Gates (6000 PLD equivalent gates)
- Replaces up to 53 TTL Packages
- Replaces up to seventeen 20-Pin PAL<sup>®</sup> Packages
- · Design Library with over 250 Macro Functions
- Gate Array Architecture Allows Completely Automatic Place and Route
- Up to 547 Programmable Logic Modules
- Up to 273 Flip-Flops
- Flip-Flop Toggle Rates to 100 MHz
- Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 25 MHz
- Built-In High Speed Clock Distribution Network
- I/O Drive to 10 mA
- · Nonvolatile, User Programmable
- · Logic Fully Tested Prior to Shipment

# Description

The ACT™ 1 family of field programmable gate arrays (FPGAs) offers a variety of package, speed, and application combinations. Devices are implemented in silicon gate, 1-micron two-level metal CMOS, and they employ Actel's PLICE<sup>®</sup> antifuse technology. The unique architecture offers gate array flexibility, high performance, and instant turnaround through user programming. Device utilization is typically 95 percent of available logic modules.

ACT I devices also provide system designers with unique on-chip diagnostic probe capabilities, allowing convenient testing and debugging. Additional features include an on-chip clock driver with a hardwired distribution network. The network provides efficient clock distribution with minimum skew.

The user-definable I/Os are capable of driving at both TTL and CMOS drive levels. Available packages include plastic and ceramic J-leaded chip carriers, ceramic and plastic quad flatpacks, and ceramic pin grid array.

A security fuse may be programmed to disable all further programming and to protect the design from being copied or reverse engineered.

# **Product Family Profile**

Device	A1010B	A1020B
Capacity		
Gate Array Equivalent Gates	1,200	2,000
PLD Equivalent Gates	3,000	6,000
TTL Equivalent Packages	30	50
20-Pin PAL Equivalent Packages	12	20
Logic Modules	295	547
Flip-Flops (maximum)	147	273
Routing Resources		
Horizontal Tracks/Channel	22	22
Vertical Tracks/Column	13	13
PLICE Antifuse Elements	112,000	186,000
User I/Os (maximum)	57	69
Packages:	44 PLCC	44 PLCC
	68 PLCC	68 PLCC
		84 PLCC
	100 PQFP	100 PQFP
	80 VQFP	80 VQFP
	84 CPGA	84 CQFP
		84 CPGA
Performance		
Flip-Flop Toggle Rate (maximum)	100 MHz	100 MHz
System Speed (maximum)	40 MHz	40 MHz
CMOS Process	1.0 µm	1.0 µm
N.T		

#### Note

# The Designer and Designer Advantage Systems

The ACT I device family is supported by Actel's Designer and Designer Advantage Systems, allowing logic design implementation with minimum effort. The systems interface with the resident CAE system to provide a complete gate array design environment: schematic capture, simulation, fully automatic place and route, timing verification, and device programming. The systems are available for  $386/486^{\text{TM}}$  PC and for HP and Sun workstations and for running Viewlogic Mentor Graphics Cadence, and OrCAD.

See Product Plan on page 1-6 for package availability.




Figure 1. Partial View of an ACT 1 Device

# **ACT 1 Device Structure**

A partial view of an ACT 1 device (Figure 1) depicts four logic modules and distributed horizontal and vertical interconnect tracks. PLICE antifuses, located at intersections of the horizontal and vertical tracks, connect logic module inputs and outputs. During programming, these antifuses are addressed and programmed to make the connections required by the circuit application.

#### The ACT 1 Logic Module

The ACT 1 logic module is an 8-input, one-output logic circuit chosen for the wide range of functions it implements and for its efficient use of interconnect routing resources (Figure 2).

The logic module can implement the four basic logic functions (NAND, AND, OR, and NOR) in gates of two, three, or four inputs. Each function may have many versions, with different combinations of active-low inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs, and OR-ANDs. No dedicated hardwired latches or flip-flops are required in the array, since latches and flip-flops may be constructed from logic modules wherever needed in the application.




Figure 2. ACT 1 Logic Module

# I/O Buffers

Each I/O pin is available as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Outputs sink or source 10 mA at TTL levels. See Electrical Specifications for additional I/O buffer specifications.

#### **Device Organization**

ACT 1 devices consist of a matrix of logic modules arranged in rows separated by wiring channels. This array is surrounded by a ring of peripheral circuits including I/O buffers, testability circuits, and diagnostic probe circuits providing real-time diagnostic capability. Between rows of logic modules are routing channels containing sets of segmented metal tracks with PLICE antifuses. Each channel has 22 signal tracks. Vertical routing is permitted via 13 vertical tracks per logic module column. The resulting network allows arbitrary and flexible interconnections between logic modules and I/O modules.

#### **Probe Pin**

ACT 1 devices have two independent diagnostic probe pins. These pins allow the user to observe any two internal signals by entering the appropriate net name in the diagnostic software. Signals may be viewed on a logic analyzer using Actel's Actionprobe® diagnostic tools. The probe pins can also be used as user-defined I/Os when debugging is finished.

#### **ACT 1 Array Performance**

#### **Temperature and Voltage Effects**


Worst-case delays for ACT 1 arrays are calculated in the same manner as for masked array products. A typical delay parameter is multiplied by a derating factor to account for temperature, voltage, and processing effects. However, in an ACT 1 array, temperature and voltage effects are less dramatic than with masked devices. The electrical characteristics of module interconnections on ACT 1 devices remain constant over voltage and temperature fluctuations.

As a result, the total derating factor from typical to worst-case for a standard speed ACT 1 array is only 1.19 to 1, compared to 2 to 1 for a masked gate array.

# Logic Module Size

Logic module size also affects performance. A mask programmed gate array cell with four transistors usually implements only one logic level. In the more complex logic module (similar to the complexity of a gate array macro) of an ACT 1 array, implementation of multiple logic levels within a single module is possible. This eliminates interlevel wiring and associated RC delays. The effect is termed "net compression."

#### **Ordering Information**







# **Product Plan**

	Sp	eed Grad	e*		-	Application	on	
_	Std	-1	-2	c	ı	М	В	E
A1010B Device		•						
44-pin Plastic Leaded Chip Carrier (PL)	·	~	~	~	~	_	_	
68-pin Plastic Leaded Chip Carrier (PL)	~	~	~	<b>✓</b>	V	_	_	
100-pin Plastic Quad Flatpack (PQ)	~	~	~	<b>✓</b>	~	_	_	_
80-pin Very Thin (1.0 mm) Quad Flatpack (VQ)	Р	Р	Р	Р	_	_	_	
84-pin Ceramic Pin Grid Array (PG)	~	~	_	~		~	~	_
A1020B Device								
44-pin Plastic Leaded Chip Carrier (PL)	~	~	~	·	V	_	_	_
68-pin Plastic Leaded Chip Carrier (PL)	~	~	V	<b>✓</b>	~	_	_	_
84-pin Plastic Leaded Chip Carrier (PL)	~	~	~	<b>✓</b>	~	_	_	_
100-pin Plastic Quad Flatpack (PQ)	~	V	~	<b>✓</b>	V			_
80-pin Very Thin (1.0 mm) Quad Flatpack (VQ)	Р	Р	Ρ	Р				_
84-pin Ceramic Pin Grid Array (PG)	~	~	_	<b>/</b>	_	~	~	
84-pin Ceramic Quad Flatpack (CQ)	~	~		V	_	~	~	~
Applications: C = Commercial Availability: I = Industrial M = Military B = MIL-STD-883 E = Extended Flow	P =	Available Planned Not Planr	ned	* Speed Grade: -1 : -2 :		x. 15% fas x. 25% fas		

**Device Resources** 

					User I/Os		
Device	Logic Modules	Gates	44-pin	68-pin	80-pin	84-pin	100-pin
A1010B	295	1200	34	57	57	57	57
A1020B	547	2000	34	57	69	69	69

# Pin Description

#### CLK Clock (Input)

TTL Clock input for global clock distribution network. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

## DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

# GND Ground

Input LOW supply voltage.

# I/O Input/Output (Input, Output)

I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven LOW by the ALS software.

# MODE Mode (Input)

The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is HIGH, the special functions are active. When the MODE pin is LOW, the pins function as I/O.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin is

used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect the programmed design's confidentiality. PRA is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

#### PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin is used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect the programmed design's confidentiality. PRB is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

#### SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

# V<sub>CC</sub> Supply Voltage

Input HIGH supply voltage.

#### V<sub>PP</sub> Programming Voltage

Input supply voltage used for device programming. This pin must be connected to  $V_{CC}$  during normal operation.



# Absolute Maximum Ratings<sup>1</sup> Free air temperature range

Symbol	Parameter	Limits	Units
V <sub>CC</sub>	DC Supply Voltage <sup>2</sup>	-0.5 to +7.0	Volts
VI	Input Voltage	-0.5 to V <sub>CC</sub> +0.5	Volts
v <sub>o</sub>	Output Voltage	-0.5 to V <sub>CC</sub> +0.5	Volts
l <sub>iO</sub>	I/O Sink/Source Current <sup>3</sup>	±20	mA
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C

#### Note:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
- 2.  $V_{PP} = V_{CC}$ , except during device programming.
- 3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than V<sub>CC</sub> + 0.5 V or less than GND 0.5 V, the internal protection diode will be forward biased and can draw excessive current.

# **Recommended Operating Conditions**

Parameter	Commercial	Industrial	Military	Units
Temperature Range <sup>1</sup>	0 to +70	-40 to +85	-55 to +125	°C
Power Supply Tolerance	±5	±10	±10	%V <sub>CC</sub>

#### Note:

1. Ambient temperature  $(T_{\mbox{\scriptsize A}})$  used for commercial and industrial; case temperature  $(T_{\mbox{\scriptsize C}})$  used for military.

# **Electrical Specifications**

Symbol	Parameter _	Com	mercial	Ind	ustrial	M	ilitary	Units
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
	$(I_{OH} = -10 \text{ mA})^2$	2.4			•			٧
V <sub>OH</sub> <sup>1</sup>	(I <sub>OH</sub> = -6 mA)	3.84			- 4			٧
	(I <sub>OH</sub> = -4 mA)			3.7		3.7		٧
v. 1	$(I_{OL} = 10 \text{ mA})^2$		0.5					٧
V <sub>OL</sub> <sup>1</sup>	(I <sub>OL</sub> = 6 mA)		0.33		0.40		0.40	٧
V <sub>IL</sub>		-0.3	0.8	-0.3	8.0	-0.3	0.8	٧
V <sub>IH</sub>		2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	٧
Input Transition Ti	me t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>		500		500		500	ns
C <sub>IO</sub> I/O Capacitan	ce <sup>2, 3</sup>		10		10		10	рF
Standby Current,	lcc <sup>4</sup>		3		10		20	mA
Leakage Current <sup>5</sup>		-10	10	-10	10	-10	10	μA
I <sub>OS</sub> Output Short Circuit Current <sup>6</sup>	$(V_O = V_{CC})$		140		140		140	mA
	(V <sub>O</sub> = GND)		-100		-100		-100	mA

#### Notes:

- 1. Only one output tested at a time.  $V_{CC} = min$ .
- 2. Not tested, for information only.
- 3. Includes worst-case 84-pin PLCC package capacitance.  $V_{OUT} = 0 \text{ V}$ , f = 1 MHz.
- 4. Typical standby current = 1 mA. All outputs unloaded. All inputs = V<sub>CC</sub> or GND.
- 5.  $V_O$ ,  $V_{IN} = V_{CC}$  or GND.
- 6. Only one output tested at a time. Min. at  $V_{CC} = 4.5 \text{ V}$ ; Max. at  $V_{CC} = 5.5 \text{ V}$ .

# Package Thermal Characteristics

The device junction to case thermal characteristics is  $\theta$ ic, and the junction to ambient air characteristics is  $\theta$ ja. The thermal characteristics for  $\theta$  ja are shown with two different air flow rates. Maximum junction temperature is 150°C.

A sample calculation of the maximum power dissipation for an 84-pin plastic leaded chip carrier at commercial temperature is as follows:

$$\frac{\text{Max junction temp. (°C)} - \text{Max commercial temp. (°C)}}{\theta \text{ja (°C/W)}} = \frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{44^{\circ}\text{C/W}} = 1.82 \text{ W}$$

Package Type	Pin Count	θјс	θ <b>ja</b> Still Air	θja 300 ft/min	Units
Plastic J-Leaded Chip Carrier	44	15	52	40	°C/W
	68	13	45	35	°C/W
	84	12	44	33	°C/W
Plastic Quad Flatpack	100	13	55	47	°C/W
Very Thin (1.0 mm) Quad Flatpack	80	12	68	55	°C/W
Ceramic Pin Grid Array	84	8	33	20	°C/W
Ceramic Quad Flatpack	84	5	40	30	°C/W

# **Power Dissipation**

The following formula is used to calculate total device dissipation.

Total Device Power (mW) = (0.20 x N x F1) + (0.085 x M x F2) + $(0.80 \times P \times F3)$ 

#### Where:

F1 = Average logic module switching rate in MHz

F2 = CLKBUF macro switching rate in MHz

F3 = Average I/O module switching rate in MHz

M = Number of logic modules connected to the CLKBUF

N = Total number of logic modules used in the design (including M)

P = Number of outputs loaded with 50 pF

Average switching rate of logic modules and of I/O modules is some fraction of the device operating frequency (usually CLKBUF). Logic modules and I/O modules switch states (from low-to-high or from high-to-low) only if the input data changes when the module is enabled. A conservative estimate for average

logic module and I/O module switching rates (variables F1 and F3, respectively) is 10% of device clock driver frequency.

If the CLKBUF macro is not used in the design, eliminate the second term (including F2 and M variables) from the formula.

#### Sample A1020 Device Power Calculation

To illustrate the power calculation, consider a large design operating at high frequency. This sample design utilizes 85% of available logic modules on the A1020-series device (.85 x 547 = 465 logic modules used). The design contains 104 flip-flops (208 logic modules). Operating frequency of the design is 16 MHz. In this design, the CLKBUF macro drives the clock network. Logic modules and I/O modules are switching states at approximately 10% of the clock frequency rate (.10 x 16 MHz = 1.6 MHz). Sixteen outputs are loaded with 50 pF.

To summarize the design described above: N = 465; M = 208; F2 = 16; F1 = 4; F3 = 4; P = 16. Total device power can be calculated by substituting these values for variables in the device dissipation formula.

Total device power for this example =

 $(0.20 \times 465 \times 1.6) + (0.085 \times 208 \times 16) + (0.80 \times 16 \times 1.6) = 452 \text{ mW}$ 




# **Functional Timing Tests**


AC timing for logic module internal delays is determined after place and route. The ALS Timer utility displays actual timing parameters for circuit delays. ACT 1 devices are AC tested to a "binning" circuit specification.

The circuit consists of one input buffer + n logic modules + one output buffer (n = 16 for A1010B; n = 28 for A1020B). The logic modules are distributed along two sides of the device, as inverting or non-inverting buffers. The modules are connected through programmed antifuses with typical capacitive loading.

Propagation delay  $[t_{PD} = (t_{PLH} + t_{PHL})/2]$  is tested to the following AC test specifications.

# **Output Buffer Performance Derating**






Military, worst-case values at 125°C, 4.5 V.

Commercial, worst-case values at 70°c, 4.75 V.

#### Note:

The above curves are based on characterizations of sample devices and are not completely tested on all devices.

ACTEL CORP



\*Values shown for ACT 1 '-2' speed devices at worst-case commercial conditions.

# Predictable Performance: Tight Delay **Distributions**

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The ACT 1 family delivers a very tight fanout delay distribution. This tight distribution is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Actel's patented PLICE antifuse offers a very low resistive/ capacitive interconnect. The ACT 1 family's antifuses, fabricated in 1.0 µm lithography, offer nominal levels of 500 ohms resistance and 7.5 femtofarad (fF) capacitance per antifuse.

The ACT 1 fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The ACT 1 family's proprietary architecture limits the number of antifuses per path to a maximum of four, with 90% of interconnects using two antifuses.

Logic Module + Routing Delay, by Fanout (ns) (Worst-Case Commercial Conditions)

Family	FO=1	FO=2	FO=3	FO=4	FO=8
'STD'	5.9	6.7	7.8	9.3	14.7
'-1' speed	5.0	5.7	6.6	7.9	12.5
'-2' speed	4.5	5.1	5.9	7.0	11.1

# Timing Characteristics

Timing characteristics for ACT 1 devices fall into three categories: family dependent, device dependent, and design dependent. The input and output buffer characteristics are common to all ACT 1 family members. Internal routing delays are device dependent. Design dependency means actual delays are not determined until after placement and routing of the user design is complete. Delay values may then be determined by using the ALS Timer utility or performing simulation with postlayout delays.

#### Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

#### Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse



connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6% of nets in a fully utilized device require long tracks. Long tracks contribute approximately 5 ns to 10 ns delay. This additional delay is represented statistically in higher fanout (FO=8) routing delays in the datasheet specifications section.

#### **Timing Derating**

A best case timing derating factor of 0.45 is used to reflect best case processing. Note that this factor is relative to the "standard speed" timing parameters, and must be multiplied by the

appropriate voltage and temperature derating factors for a given application.

# Timing Derating Factor (Temperature and Voltage)

	Indu	striai	Mili	tary
	Min.	Max.	Min.	Max.
(Commercial Minimum/Maximum Specification) x	0.69	1.11	0.67	1.23

# Timing Derating Factor for Designs at Typical Temperature ( $T_J = 25^{\circ}C$ ) and Voltage (5.0 V)


(Commercial Maximum Specification) x

0.85

# Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, T<sub>J</sub> = 4.75 V, 70°C)

	-55	<b>–40</b>	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.16
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08

# Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, $T_J = 4.75 \text{ V}$ , $70^{\circ}\text{C}$ )




Note


This derating factor applies to all routing and propagation delays.


#### **Parameter Measurement**

**Output Buffer Delays** 



#### **AC Test Loads**








# **Sequential Timing Characteristics**

# Flip-Flops and Latches



#### Note:

1. D represents all data functions involving A, B, and S for multiplexed flip-flops.

**ACT 1 Timing Characteristics** 

(Worst-Case Commercial Conditions,  $V_{CC}$  = 4.75 V,  $T_J$  = 70°C)

Logic Modu	le Propagation Delays	'Std'	Speed	'-1' Speed		'-2' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PD1</sub>	Single Module		4.5		3.8		3.4	ns
t <sub>PD2</sub>	Dual Module Macros		10.4		8.8		7.8	ns
$t_{CO}$	Sequential Clk to Q		4.5		3.8		3.4	ns
t <sub>GO</sub>	Latch G to Q		4.5		3.8		3.4	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		4.5		3.8		3.4	ns
Predicted R	outing Delays <sup>1</sup>							
t <sub>RD1</sub>	FO=1 Routing Delay		1.4		1.2		1.1	ns
t <sub>RD2</sub>	FO=2 Routing Delay		2.2		1.9		1.7	ns
t <sub>RD3</sub>	FO=3 Routing Delay		3.3		2.8		2.5	ns
t <sub>RD4</sub>	FO=4 Routing Delay		4.8		4.1		3.6	ns
t <sub>RD8</sub>	FO=8 Routing Delay		10.2		8.7		7.7	ns
Sequential 1	iming Characteristics <sup>2</sup>							
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	8.5		7.2		6.4		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	8.5		7.2		6.4		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
<sup>t</sup> wclka	Flip-Flop (Latch) Clock Active Pulse Width	10.5		9.0		8.0		ns
<sup>t</sup> wasyn	Flip-Flop (Latch) Asynchronous Pulse Width	10.5		9.0		8.0		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	22.3		18.9		16.7		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency (FO = 128)		45		53	-	60	MHz

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance.
 Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

<sup>2.</sup> Setup times assume fanout of 3. Further testing information can be obtained from the ALS Timer utility.



# **ACT 1 Timing Characteristics** (continued)

(Worst-Case Commercial Conditions)

Input Modu	le Propagation Delays		'Std'	Speed	'–1' S	peed	'-2' Speed		
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>INYH</sub>	Pad to Y High		·····	4.7		4.0		3.5	ns
t <sub>INYL</sub>	Pad to Y Low			4.7		4.0		3.5	ns
Input Modu	le Predicted Routing Delays	s <sup>1</sup>							
t <sub>IRD1</sub>	FO=1 Routing Delay			1.4		1.2		1.1	ns
t <sub>IRD2</sub>	FO=2 Routing Delay			2.2		1.9		1.7	ns
t <sub>IRD3</sub>	FO=3 Routing Delay			3.3		2.8		2.5	ns
t <sub>IRD4</sub>	FO=4 Routing Delay			4.8		4.1		3.6	ns
t <sub>IRD8</sub>	FO=8 Routing Delay			10.2		8.7		7.7	ns
Global Clo	ck Network								
t <sub>CKH</sub>	Input Low to High	FO = 16 FO = 128		7.5 8.6	-	6.4 7.3		5.6 6.4	ns
t <sub>CKL</sub>	Input High to Low	FO = 16 FO = 128		9.9 10.8		8.4 9.2		7.4 8.1	ns
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 16 FO = 128	10.0 10.5		8.5 9.0		7.5 8.0		ns
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 16 FO = 128	10.0 10.5		8.5 9.0		7.5 8.0		ns
t <sub>CKSW</sub>	Maximum Skew	FO = 16 FO = 128		1.8 2.8		1.5 2.4		1.3 2.1	ns
t <sub>P</sub>	Minimum Period	FO = 16 FO = 128	20.9 22.3		17.6 18.9		15.4 16.7		ns
f <sub>MAX</sub>	Maximum Frequency	FO = 16 FO = 128		48 45		57 53		65 60	MHz

#### Note:

These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays
are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case
performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

# **ACT 1Timing Characteristics (continued)**

(Worst-Case Commercial Conditions)

Output Module Timing		'Std'	std' Speed '-1'		Speed	' <b>–2</b> ' \$	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL Outpu	t Module Timing <sup>1</sup>				-			
t <sub>DLH</sub>	Data to Pad High		11.6		9.9		8.7	ns
t <sub>DHL</sub>	Data to Pad Low		13.3		11.3		10.0	ns
t <sub>ENZH</sub>	Enable Pad Z to High		11.5		9.8		8.6	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		14.0		11.9		10.5	пѕ
t <sub>ENHZ</sub>	Enable Pad High to Z		15.4		13.1		11.6	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		13.9		11.8		10.4	ns
$d_{TLH}$	Delta Low to High		0.09		0.08		0.07	ns/pF
d <sub>THL</sub>	Delta High to Low		0.12		0.10		0.09	ns/pF
CMOS Out	put Module Timing <sup>1</sup>							
t <sub>DLH</sub>	Data to Pad High		14.5		12.3	·	10.9	ns
t <sub>DHL</sub>	Data to Pad Low		11.1		9.4		8.3	ns
t <sub>ENZH</sub>	Enable Pad Z to High		11.5		9.8		8.6	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		14.0		11.9		10.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		15.4		13.1		11.6	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		13.9		11.8		10.4	ns
$d_{TLH}$	Delta Low to High		0.15		0.13		0.11	ns/pF
d <sub>THL</sub>	Delta High to Low		0.09		80.0		0.07	ns/pF

Note:

<sup>1.</sup> Delays based on 50 pF loading.



# **Macro Library**

# Hard Macros-Combinatorial

			Modules
Function	Macro	Description	С
Adder	FA1A	1-bit adder, carry in and carry out active low, A-input active low	2
	FA1B	1-bit adder, carry in and carry out active low	2
	FA2A	2-bit adder, carry in and carry out active low, A0 and A1 inputs active low	2
	HA1	Half-Adder	2
	HA1A	Half-Adder with active low A-input	2
	HA1B	Half-Adder with active low carry out and sum	2
	HA1C	Half-Adder with active low carry out	2
AND	AND2	2-input AND	1
	AND2A	2-input AND with active low A-input	1
	AND2B	2-input AND with active low inputs	1
	AND3	3-input AND	1
	AND3A	3-input AND with active low A-input	1
	AND3B	3-input AND with active low A- and B-inputs	1
	AND3C	3-input AND with active low inputs	1
	AND4	4-input AND	2
	AND4A	4-input AND with active low A-input	2
	AND4B	4-input AND with active low A- and B-inputs	1
	AND4C	4-input AND with active low A-, B-, and C-inputs	1
	AND4D	4-input AND with active low inputs	2
AND-OR	AO1	3-input AND-OR	1
	AO1A	3-input AND-OR with active low A-input	1
	AO1B	3-input AND-OR with active low C-input	1
	AO1C	3-input AND-OR with active low A- and C-inputs	1
	AO2	4-input AND-OR	1
	AOZA	4-input AND-OR with active low A-input	1
	AO3	4-input AND-OR	1
	AO4A	4-input AND-OR	1
	AO5A	4-input AND-OR	1
	AOI1	3-input AND-OR-INVERT	2
	AOI1A	3-input AND-OR-INVERT with active low A-input	1
	AOI1B	3-input AND-OR-INVERT with active low C-input	1
	AOI2A	4-input AND-OR-INVERT with active low A-input	1
	AOI2B	4-input AND-OR-INVERT with active low A- and C-inputs	1
	AOI3A	4-input AND-OR-INVERT with active low inputs	1
	AOI4	2-wide 4-input AND-OR-INVERT	2
AND-XOR	AX1	3-input AND-XOR with active low A-input	1
	AX1A	3-input AND-XOR-INVERT with active low A-input	1
	AX1B	3-input AND-XOR with active low A- and B-inputs	1
Buffer	BUF	Buffer with active high input and output	1
	BUFA	Buffer with active low input and output	1
Clock Net	GAND2	2-input AND Clock Net	1
	GMX4	4-to-1 Multiplexor Clock Net	1
	GNAND2	2-input NAND Clock Net	1
	GNOR2	2-input NOR Clock Net	1
	GOR2	2-input OR Clock Net	1
	GXOR2	2-input Exclusive OR Clock Net	1

# Hard Macros—Combinatorial (Continued)

			Module
Function	Macro	Description	С
Combinatorial	CM8A	Combinational Module	1
nverter	INV	Inverter with active low output	1
	INVA	Inverter with active low input	1
Majority	MAJ3	3-input complex AND-OR	1
MUX	MX2	2-to-1 Multiplexor	1
	MX2A	2-to-1 Multiplexor with active low A-input	1
	MX2B	2-to-1 Multiplexor with active low B-input	1
MUX	MX2C	2-to-1 Multiplexor with active low output	1
	MX4	4-to-1 Multiplexor	1
	MXC1	Boolean	
	MXT	Boolean	
NAND	NAND2	2-input NAND	1
	NAND2A	2-input NAND with active low A-input	1
	NAND2B	2-input NAND with active low inputs	1
	NAND3	3-input NAND	
	NAND3A	3-input NAND with active low A-input	1
	NAND3B	3-input NAND with active low A- and B-inputs	1
	NAND3C	3-input NAND with active low inputs	1
	NAND4	4-input NAND	2
	NAND4A	4-input NAND with active low A-input	_
	NAND4B	4-input NAND with active low A- and B-inputs	
	NAND4C	4-input NAND with active low A-, B-, and C-inputs	1
	NAND4D	4-input NAND with active low inputs	1
NOR	NOR2	2-input NOR	1
	NOR2A	2-input NOR with active low A-input	1
	NOR2B	2-input NOR with active low inputs	. 1
	NOR3	3-input NOR	, 1
	NOR3A	3-input NOR with active low A-input	1
	NOR3B	3-input NOR with active low A- and B-inputs	1
	NOR3C	3-input NOR with active low inputs	1
	NOR4	4-input NOR	· ·
	NOR4A	4-input NOR with active low A-input	2
	NOR4B	4-input NOR with active low A-and B-inputs	1
	NOR4C	4-input NOR with active low A-, B-, and C-inputs	1 2
	NOR4D	4-input NOR with active low inputs	2
OR .	OR2	2-input OR	
<b>211</b>	OR2A	•	1
	OR2B	2-input OR with active low A-input	1
	OR3	2-input OR with active low inputs	1
	OR3A	3-input OR	1
	OR3A OR3B	3-input OR with active low A-input	1
	OR3C	3-input OR with active low A- and B-inputs	1
		3-input OR with active low inputs	2
	OR4	4-input OR	1
	OR4A	4-input OR with active low A-input	1
	OR4B	4-input OR with active low A- and B-input	2
	OR4C	4-input OR with active low A-, B-, and C-inputs	2
	OR4D	4-input OR with active low inputs	2



# Hard Macros—Combinatorial (Continued)

			Module
Function	Macro	Description	С
OR-AND	OA1	3-input OR-AND	1
	OA1A	3-input OR-AND with active low A-input	1
	OA1B	3-input OR-AND with active low C-input	1
	OA1C	3-input OR-AND with active low A- and C-inputs	1
	OA2	2-wide 4-input OR-AND	1
	OA2A	2 wide 4-input OR-AND with active low A-input	1
	OA3	4-input OR-AND	1
	OA3A	4-input OR-AND with active low C-input	1
	OA3B	4-input OR-AND with active low A- and C-inputs	1
	OA4A	4-input OR-AND with active low C-input	1
	OA5	4-input complex OR-AND	1
	OAI1	3-input OR-AND-INVERT	1
	OAI2A	4-input OR-AND-INVERT with active low D-input	1
	OAI3	4-input OR-AND-INVERT	2
	OAI3A	4-input OR-AND-INVERT with active low C- and D-inputs	1
XNOR	XNOR	2-input XNOR	1
XNOR-AND	XA1A	3-input XNOR-AND	1
XNOR-OR	XO1A	3-input XNOR-OR	1
XOR	XOR	2-input XOR	1
XOR-AND	XA1	3-input XOR-AND	1
XOR-OR	XO1	3-input XOR-OR	1

#### 

# Hard Macros—Sequential

			Modules
Function	Macro	Description	С
D-Type	DF1	D-Type Flip-Flop	2
	DF1A	D-Type Flip-Flop with active low output	2
	DF1B	D-Type Flip-Flop with active low clock	2
	DF1C	D-Type Flip-Flop with active low clock and output	2
	DFC1	D-Type Flip-Flop with active high Clear	2
	DFC1A	D-Type Flip-Flop with active high Clear and active low clock	2
	DFC1B	D-Type Flip-Flop with active low Clear	2
	DFC1C	D-Type Flip-Flop with Clear, Sequential	2
	DFC1D	D-Type Flip-Flop with active low Clear and clock	2
	DFC1E	D-Type Flip-Flop with Clear, Sequential	2
	DFC1F	D-Type Flip-Flop with Clear, Sequential	2
	DCF1G	D-Type Flip-Flop with Clear, Sequential	2
	DFE	D-Type Flip-Flop with active high Enable	2
	DFE1B	D-Type Flip-Flop with active low Enable	2
	DFE1C	D-Type Flip-Flop with active low Enable and clock	2
	DFE2D	D-Type Flip-Flop with Enable, Sequential	2
	DFE3A	D-Type Flip-Flop with Enable and active low Clear	2
	DFE3B	D-Type Flip-Flop with Enable and active low Clear and clock	2
	DFE3C	D-Type Flip-Flop with active low Enable and Clear	
	DFE3D	D-Type Flip-Flop with active low Enable, Clear, and clock	2
	DFE4	D-Type Flip-Flop with Enable, Sequential	2
	DFE4A	D-Type Flip-Flop with Enable, Sequential	2
	DFE4B		2
	DFE4C	D-Type Flip-Flop with Enable, Sequential	2
	DFEA	D-Type Flip-Flop with Enable, Sequential	2
		D-Type Flip-Flop with Enable and active low clock	2
	DFEB	D-Type Flip-Flop with Enable, Sequential	2
	DFEC	D-Type Flip-Flop with Enable, Sequential	2
	DFED	D-Type Flip-Flop with Enable, Sequential	2
	DFM	2-input D-Type Flip-Flop with Multiplexed Data	2
	DFM1B	2-input D-Type Flip-Flop with Multiplexed Data and active low output	2
	DFM1C	2-input D-Type Flip-Flop with Multiplexed Data and active low clock and output	2
	DFM3	2-input D-Type Flip-Flop with Multiplexed Data and Clear	2
	DFM3B	2-input D-Type Flip-Flop with Multiplexed Data and active low Clear and clock	2
	DFM3E	2-input D-Type Flip-Flop with Multiplexed Data, Clear, and active low clock	2
	DFM3F	D-Type Flip-Flop with Multiplexed Data, Enable and Sequential	2
	DFM3G	D-Type Flip-Flop with Multiplexed Data, Enable and Sequential	2
	DFM4	D-Type Flip-Flop with Multiplexed Data, Enable and Sequential	2
	DFM4A	D-Type Flip-Flop with Multiplexed Data, Enable and Sequential	2
	DFM4B	D-Type Flip-Flop with Multiplexed Data, Enable and Sequential	2
	DFM4C	2-input D-Type Flip-Flop with Multiplexed Data and active low Preset and output	2
	DFM4D	2-input D-Type Flip-Flop with Multiplexed Data and active low Preset, clock, and output	2
	DFM4E	D-Type Flip-Flop with Multiplexed Data, Enable and Sequential	2
	DFM5A	D-Type Flip-Flop with Multiplexed Data, Enable and Sequential	2



# Hard Macros—Sequential (Continued)

			Modules
Function	Macro	Description	С
D-Type	DFM5B	D-Type Flip-Flop with Multiplexed Data, Enable and Sequential	2
	DFMA	2-input D-Type Flip-Flop with Multiplexed Data and active low Clock	2
	DFMB	2-input D-Type Flip-Flop with Multiplexed Data and active low Clear	2
	DFME1A	2-input D-Type Flip-Flop with Multiplexed Data and active low Enable	2
	DFP1	D-Type Flip-Flop with active high Preset	2
	DFP1A	D-Type Flip-Flop with active high Preset and active low clock	2
	DFP1B	D-Type Flip-Flop with active low Preset	2
	DFP1C	D-Type Flip-Flop with active high Preset and active low output	2
	DFP1D	D-Type Flip-Flop with active low Preset and clock	2
	DFP1E	D-Type Flip-Flop with active low Preset and output	2
	DFP1F	D-Type Flip-Flop with active high Preset and active low clock and output	2
	DFP1G	D-Type Flip-Flop with active low Preset, clock, and output	2
	DFPC	D-Type Flip-Flop with active high Preset, active low Clear, and active high clock	2
	DFPCA	D-Type Flip-Flop with active high Preset and active low Clear and clock	2
J-K Type	JKF	JK Flip-Flop with active low K-input	2
	JKF1B	JK Flip-Flop with active low clock and K-input	2
	JKFPC	JK Flip-Flop, Sequential	2
	JKF2A	JK Flip-Flop with active low Clear and K-input	2
	JKF2B	JK Flip-Flop with active low Clear, clock, and K-input	2
	JKF2C	JK Flip-Flop with active high Clear and active low K-input	2
	JKF2D	JK Flip-Flop with active high Clear and active low clock and K-input	2
	JKF3A	JK Flip-Flop, Sequential	2
	JKF3B	JK Flip-Flop, Sequential	2
	JKF3C	JK Flip-Flop, Sequential	2
	JKF3D	JK Flip-Flop, Sequential	2
	JKF4B	JK Flip-Flop, Sequential	2
_atch	DL1	Data Latch	1
	DL1A	Data Latch with active low output	1
	DL1B	Data Latch with active low clock	1
	DL1C	Data Latch with active low clock and output	1
	DL2A	Sequential, Data Latch	1
	DL2B	Sequential, Data Latch	1
	DL2C	Sequential, Data Latch	1
	DL2D	Sequential, Data Latch	1
	DLC	Data Latch with active low Clear	1
	DLC1	Data Latch with active high Clear	1
	DLC1A	Data Latch with active high Clear and active low clock	· i
	DLC1F	Data Latch with active high Clear and active low output	1
	DLC1G	Data Latch with active high Clear and active low clock and output	1
	DLCA	Data Latch with active low Clock and Clear	1
	DLE	Data Latch with active high Enable	1
	DLE1D	Data Latch with active high Enable and clock and active low input and output	1
	DLE1D DLE2A	Sequential, Data Latch with Enable	1
	DLE2B	Data Latch with active low Enable, Clear, and clock	1
	DLE26	Data Latch with active low Enable, clear, and clock  Data Latch with active low Enable and clock and active high clear	1

# Hard Macros—Sequential (Continued)

			Modules
Function	Macro	Description	
Latch	DLE3A	Sequential, Data Latch with Enable	1
	DLE3B	Data Latch with active low Enable and clock and active low Preset	1
	DLE3C	Data Latch with active low Enable Preset and clock	1
	DLEA	Data Latch with active low Enable and active high clock	1
	DLEB	Data Latch with active high Enable and active high clock	1
	DLEC	Data Latch with active low Enable and clock	1
	DLM	2-input Data Latch with Multiplexed Data	1
-	DLM2A	Sequential, Data Latch with Multiplexed Data	1
	DLMA	2-input Data Latch with Multiplexed Data and active low clock	1
	DLME1A	2-input Data Latch with Multiplexed Data and Enable and active low clock	1
	DLP1	Data Latch with active high Preset and clock	1
	DLP1A	Data Latch with active high Preset and active low clock	1
	DLP1B	Data Latch with active low Preset and active high clock	1
	DLP1C	Data Latch with active low Preset and clock	1
	DLP1D	Data Latch with active low Preset and output and active high clock	1
	DLP1E	Data Latch with active low Preset, clock, and output	1


# Input/Output Macros


Function	Macro	Description	I/O Modules
Buffer	INBUF	Input Buffer	1
	OUTBUF	Output buffer, High Slew	1
Bidirectional	BIBUF	Bidirectional Buffer, High Slew (with hidden buffer at Y pin)	1
Input	CLKBUF	Input for Dedicated Routed Clock Network	1
Output	TRIBUFF	Tristate output, High Slew	1




# Package Pin Assignments

(Top View)








#### Notes:

- 1. V<sub>PP</sub> must be terminated to V<sub>CC</sub>, except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.

ACT 1 FPGAs

Package Pin Assignments (continued)

(Top View)




#### Notes

- 1.  $V_{PP}$  must be terminated to  $V_{CC}$ , except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.



# Package Pin Assignments (continued)

(Top View)





#### Notes:

- 1.  $V_{PP}$  must be terminated to  $V_{CC}$ , except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.

# Package Pin Assignments (continued)

(Top View)






## Notes:

- 1.  $V_{PP}$  must be terminated to  $V_{CC}$ , except during device programming.
- 2. MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.



(Top View)

# Package Pin Assignments (continued)



Signal A1010B Devices A1020B Devices PRA A11 A11 PRB B10 B10 MODE E11 E11 SDI **B**11 B11 DCKL C10 C10 K2  $V_{PP}$ K2 CLK or I/O F9 F9 GND B7, E2, E3, K5, F10, G10 B7, E2, E3, K5, F10,G10

B1, B2, C1, C2, K1, J2, J10, K10, K11, C11, D10, D11

#### Notes:

 $V_{CC}$ 

N/C (No Connection)

- 1. V<sub>PP</sub> must be terminated to V<sub>CC</sub>, except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.


B5, F1, G2, K7, E9, E10

3. Unused I/O pins are designated as outputs by ALS and are driven low.

B2

B5, F1, G2, K7, E9, E10

4. All unassigned pins are available for use as I/Os.



#### Notes

- 1. V<sub>PP</sub> must be terminated to V<sub>CC</sub>, except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.