



Integrated Device Technology, Inc.

FAST CMOS QUAD DUAL-PORT REGISTER

IDT54/74FCT399
IDT54/74FCT399A
IDT54/74FCT399C


FEATURES:

- IDT54/74FCT399 equivalent to FAST™ speed
- **IDT54/74FCT399A 30% faster than FAST**
- **IDT54/74FCT399C 45% faster than FAST**
- Equivalent to FAST pinout/function and output drive over full temperature and voltage supply extremes
- $I_{OL} = 48\text{mA}$ (commercial) and 32mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT54/74FCT399/A/C are high-speed quad dual-port registers. The register selects four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (I_{0x} , I_{1x}) and Select input (S) must be stable only one set-up time prior to, and hold time after, the LOW-to-HIGH transition of the Clock input for predictable operation.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor Co.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MAY 1994

©1994 Integrated Device Technology, Inc.



7.15

DSC-4618/4
1

7

■ 4825771 0015806 1TT ■

PIN CONFIGURATIONS



PIN DESCRIPTION

Pin Names	Description
S	Common Select Input
CP	Clock Pulse Input (Active Rising Edge)
I0A – I0D	Data Inputs from Source 0
I1A – I1D	Data Inputs from Source 1
QA – QD	Register True Outputs

2559 tbl 03

FUNCTION TABLE⁽¹⁾


Inputs			Outputs
S	I0	I1	Q
l	l	X	L
l	h	X	H
h	X	l	L
h	X	h	H

2559 tbl 04

NOTE:

1. H = HIGH Voltage Level
L = LOW Voltage Level
h = HIGH Voltage Level one set-up time prior to the LOW-to-HIGH clock transition
l = LOW Voltage Level one set-up time prior to the LOW-to-HIGH clock transition
X = Immaterial

LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC}	-0.5 to V _{CC}	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	0.5	0.5	W
I _{OUT}	DC Output Current	120	120	mA

NOTES:

2559 tbi 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{CC} by +0.5V unless otherwise noted.
- Input and V_{CC} terminals only.
- Outputs and I/O terminals only.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

2559 tbi 02

- This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2VCommercial: T_A = 0°C to +70°C, V_{CC} = 5.0V ± 5%; Military: T_A = -55°C to +125°C, V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _I = V _{CC}	—	—	5	μA
I _{IL}	Input LOW Current		V _I = 2.7V	—	—	5 ⁽⁴⁾	
			V _I = 0.5V	—	—	-5 ⁽⁴⁾	
			V _I = GND	—	—	-5	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _O = GND		-60	-120	—	mA
V _{OH}	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OH} = -32μA		V _{HC}	V _{CC}	—	V
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -300μA	V _{HC}	V _{CC}	—	
			I _{OH} = -12mA MIL.	2.4	4.3	—	
			I _{OH} = -15mA COM'L.	2.4	4.3	—	
V _{OL}	Output LOW Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300μA		—	GND	V _{LC}	V
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 300μA	—	GND	V _{LC} ⁽⁴⁾	
			I _{OL} = 32mA MIL.	—	0.3	0.5	
			I _{OL} = 48mA COM'L.	—	0.3	0.5	

NOTES:

2559 tbi 05

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} ≥ V _{HC} ; V _{IN} ≤ V _{LC}		—	0.2	1.5	mA
ΔI _{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = 3.4V ⁽³⁾		—	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Open One Input Toggling 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC}	—	0.15	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max. Outputs Open f _{CP} = 10MHz 50% Duty Cycle One Bit Toggling at f _i = 5MHz 50% Duty Cycle S = Steady State	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC} (FCT)	—	1.7	4.0	mA
			V _{IN} = 3.4V V _{IN} = GND	—	2.2	6.0	
		V _{CC} = Max. Outputs Open f _{CP} = 10MHz 50% Duty Cycle Four Bits Toggling at f _i = 5MHz 50% Duty Cycle S = Steady State	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC} (FCT)	—	4.0	7.8 ⁽⁵⁾	
			V _{IN} = 3.4V V _{IN} = GND	—	5.2	12.8 ⁽⁵⁾	

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in milliamps and all frequencies are in megahertz.

2559 tbl 06

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	IDT54/74FCT399				IDT54/74FCT399A				IDT54/74FCT399C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH tPHL	Propagation Delay CP to Q _n	CL = 50pF RL = 500Ω	3.0	10.0	3.0	11.5	2.5	7.0	2.5	7.5	2.5	6.1	2.5	6.6	ns
tsu	Set-up Time HIGH or LOW I _n to CP		4.0	—	4.5	—	3.5	—	4.0	—	3.5	—	4.0	—	ns
th	Hold Time HIGH or LOW I _n to CP		1.0	—	1.5	—	1.0	—	1.0	—	1.0	—	1.0	—	ns
tsu	Set-up Time HIGH or LOW S to CP		9.0	—	9.5	—	8.5	—	9.0	—	8.5	—	9.0	—	ns
th	Hold Time HIGH or LOW S to CP		0	—	0	—	0	—	0	—	0	—	0	—	ns
tw	CP Pulse Width HIGH or LOW		5.0	—	7.0	—	5.0	—	6.0	—	5.0	—	6.0	—	ns


NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

2559 tbf 07

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance; includes jig and probe capacitance.


RT = Termination resistance; should be equal to ZOUT of the Pulse Generator.

2559 tbl 08


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES

2559 drw 05

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; $Z_0 \leq 50\Omega$; $t_r \leq 2.5$ ns; $t_f \leq 2.5$ ns.

ORDERING INFORMATION



2559 drw 04