

SED1793D0B

TFT LCD Driver

■ DESCRIPTION

The gate driver IC SED1793 is designed to drive an SVGA and XGA display TFT-LCD panel and enables capacity combining drive and punch-through voltage compensatory drive thanks to gate output voltage control. The maximum gate output voltage amplitude is 40 V, enabling negative voltage output. It also enables double ON gate drive, which outputs ON twice in the same field during "H" reverse rotation drive.


This IC has a built-in power supply circuit for the internal logic and you can select whether or not to use it. When using the circuit, no internal logic power needs to be supplied.

The bump layout of this IC is designed for COG mounting, enabling a module architecture to be narrowed.


■ FEATURES

- Gate output voltage level: 4 values (V1 to V4)
- Gate output voltage amplitude: 40 V (max.)
- Low voltage operation available: 2.7 V (min.)
- Output shift direction-pin selection.
- Gate output voltage can be forcibly fixed thanks to the output enable function.
- Gate output negative voltage output available thanks to the level shift circuit.
- Double ON gate drive available.
- Built-in internal logic power supply circuit.
- Package to be shipped Au bump chip
TCP
- This product is not designed to resist radiation or light.

■ BLOCK DIAGRAM



■ BUMP LAYOUT



- Chip size: 15.04 mm (X) × 2.08 mm (Y)
- Chip thickness: 0.625 mm (t)
- Bump size: 77.6 μm × 78.4 μm (# 1 to 25 and 28 to 49)
- 50.4 μm × 70.4 μm (# 26)
- 50.4 μm × 78.4 μm (# 27)
- 65.6 μm × 80.0 μm (# 50 to 207)
- Bump height (reference): 17 to 28 μm

■ ABSOLUTE MAXIMUM RATINGS (V_{SS} = 0 V)

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V _{CC}	-0.3 to +7.0	V
Supply voltage (2)	V _{DDH}	-0.3 to +45.0	V
Supply voltage (3)	V _{EE}	-23.0 to +0.3	V
Supply voltage (4)	V _L	V _{EE} -0.3 to V _{EE} +7.0	V
Supply voltage (5)	V _{DDH} - V _{EE}	-0.3 to +45.0	V
Supply voltage (6)	V ₁	-0.3 to V _{DDH} +0.3	V
Supply voltage (7)	V ₂ , V ₃ , V ₄	V _{EE} -0.3 to V _{DDH} +0.3	V
Supply voltage (8)	V ₁ - V ₄	-0.3 to +45.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} +0.3	V
Input current	I _{IN}	±10	mA
Output current	I _O	±10	mA
Ambient operating temperature	T _a	-25 to +85	°C
Storing temperature	T _{stg2}	-55 to +125	°C

Notes

1. All voltages refer to V_{SS} unless otherwise specified.
2. The element may permanently break if used outside the absolute maximum ratings shown above. The element reliability may disadvantageously be affected if it is exposed to the absolute maximum rating conditions for a long time.
3. For voltages V_{DDH}, V_{EE}, V_{CC}, V_{SS} and V_L, be sure to keep the condition of "V_{EE} ≤ V_L ≤ V_{SS} ≤ V_{CC} ≤ V_{DDH}". For voltages V₁, V₂, V₃ and V₄, also be sure to keep the conditions of "V_{EE} ≤ V₄", "V₁ ≤ V_{DDH}" and "V₄ ≤ V₂, V₃ ≤ V₁".
4. Never float the logic system power supply while the high-voltage logic and gate output power supplies are turned on or allow V_{CC} to go under 2.6 V, otherwise, the IC reliability may disadvantageously be affected.



■ RECOMMENDED OPERATING CONDITIONS (V_{SS} = 0 V)

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V _{CC}	+2.7 to +5.5	V
Supply voltage (2)	V _{DDH}	+10.0 to +30.0	V
Supply voltage (3)	V _{EE}	-20.0 to -5.0	V
Supply voltage (4)	V _L	-16.0 to +0.5	V
Supply voltage (5)	V _{DDH} - V _{EE}	+15.0 to +40.0	V
Supply voltage (6)	V ₁	+8.0 to +30.0	V
Supply voltage (7)	V ₂	-20.0 to +10.0	V
Supply voltage (8)	V ₃	-20.0 to +20.0	V
Supply voltage (9)	V ₄	-20.0 to +10.0	V
Supply voltage (10)	V ₁ - V ₄	+8.0 to +40.0	V
Operating frequency	f _{CPV}	DC to 200	kHz

Notes

1. IC operation is guaranteed within the recommended operating condition range.
2. Insert a bypass capacitor for noiseproof measures near the power supply pin.
3. Unless swinging the V₁ supply voltage, make the electric potential the same as that of V_{DDH}.
4. When swinging the V₁ supply voltage, the guaranteed output resistance, rise and fall time ratings will differ.
5. When the output voltage during an output fixed period is 1 level only, make the V₂ electric potential the same as that of V₄ and fix FR at either the V_{CC} or V_{SS} level.
6. V_{EE} + 4.0 (V) ≤ V_L ≤ V_{EE} + 5.5 (V)

The recommended operating voltage is based on the combination of the high-dielectric strength logic system power supply conditions and the logic system power supply conditions (the hatched portion in the figure below). For the internal logic power supply, keep the condition of “ $V_{EE} + 4.0 \text{ (V)} \leq V_L \leq V_{EE} + 5.5 \text{ (V)}$ ”.



■ ELECTRICAL CHARACTERISTICS UNDER THE RECOMMENDED OPERATING RANGE

● DC Characteristics

(Ta = -25 to +85°C, VCC = 3.3 ± 0.3 V, VSS = 0 V, VDDH = 30 V, VEE = -10 V, VL = -5 V)

Parameter	Symbol	Condition	Rating			Units	Pin used
			Min.	Typ.	Max.		
"L" input voltage	VIL	—	VSS	—	$V_{SS} + 0.2 \times (V_{CC} - V_{SS})$	V	All input pins
"H" input voltage	VIH	—	$V_{SS} + 0.8 \times (V_{CC} - V_{SS})$	—	VCC	V	All input pins
"L" output voltage	VOL	IOL = 40 μA	VSS	—	VSS + 0.4	V	DIO1, DIO2
"H" output voltage	VOH	IOH = 40 μA	VCC - 0.4	—	VCC	V	DIO1, DIO2
Output resistance	RON	$\Delta V_1 = 0.5 \text{ V}$ $V_1 = 30 \text{ V}, V_2 = 10 \text{ V},$ $V_3 = 0 \text{ V}, V_4 = -10 \text{ V}$	—	0.73	1.47	kΩ	O1 to O154
Input leakage current	ILI	—	-1.0	—	+1.0	μA	All input pins
Input capacity	CIN	Ta = 25°C	—	—	15	pF	All input pins
Static current consumption (1)	ICS	—	—	(80)	250	μA	VCC
Static current consumption (2)	IDS	—	—	(45)	100	μA	VDDH
Dynamic current consumption (1)	ICC	*1	—	(150)	300	μA	VCC
Dynamic current consumption (2)	IL		—	(30)	60	μA	VL
Dynamic current consumption (3)	IDDH		—	(75)	140	μA	VDDHL, VDDHR

*1: SVGA display, 150 outputs, fDIO = 65 Hz, fCPV = fOET = 40 kHz, OE2 = OE3 = "H", output pin unloaded, double gate output

● AC Characteristics

• Input Timing Characteristics

(Ta = -25 to +85°C, VCC = 3.3 ± 0.3 V, VSS = 0 V, VDDH = 30 V, VEE = -10 V, VL = -5 V)

Parameter	Symbol	Condition	Min.	Max.	Unit
CPV cycle	tCPV	—	5.0	—	μs
CPV high-level pulse width	tCPVH	—	1.0	—	μs
CPV low-level pulse width	tCPVL	—	1.7	—	μs
Data setup time	tDS	—	400	—	ns
Data hold time	tDH	—	400	—	ns
OE setup time	tOES	—	0 (*2)	*3	μs
OE hold time	tOEH	—	0.2 (*2)	*3	μs

*1: The input signal rise and fall times (tr and tr) are specified at 30 ns or less.

*2: The values shown above will not apply when all OEs are set at "L".

*3: tCPV applies unless all OEs are set at "H".


*4: Expected output waveform may not be obtained if the output load is large and the OE width is small.

- Output Timing Characteristics

($T_a = -25$ to $+85^\circ\text{C}$, $V_{CC} = 3.3 \pm 0.3$ V, $V_{SS} = 0$ V, $V_{DDH} = 30$ V, $V_{EE} = -10$ V, $V_L = -5$ V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
CPV to DIO output delay time	t_{pd1}	$CL = 20$ pF	—	0.4	1.3	μs
	t_{pd2}		—	0.47	1.3	μs
CPV to On output delay time *1	$V_3 \rightarrow V_1$ t_{pd3}	$CL = 700$ pF $V_1 = 30$ V, $V_2 = 10$ V $V_3 = 0$ V, $V_4 = -10$ V	—	0.68	1.2	μs
$\overline{OE1}$ to On output delay time	$V_4 \rightarrow V_1$ t_{pd4-1}		—	0.9	1.7	μs
	$V_1 \rightarrow V_4$ t_{pd4-2}		—	0.54	1.0	μs
$\overline{OE2}$ ($\overline{OE3}$) to On output delay time	$V_4 \rightarrow V_3$ t_{pd5-1}		—	0.55	1.0	μs
	$V_2 \rightarrow V_3$ t_{pd5-2}		—	0.45	0.8	μs
On output rise time	$V_4 \rightarrow V_1$ t_{OR} $V_2 \rightarrow V_1$	—	1.44	2.2	μs	
On output fall time	$V_1 \rightarrow V_2$ t_{OF} $V_1 \rightarrow V_4$	—	1.2	1.8	μs	

*1: Applies when $\overline{OE1}$ are set at "L".



SED1793D0B

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

IBM is registered trademark of International Business Machines Corporation, U.S.A.

© Seiko Epson Corporation 1996 All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICE MARKETING DEPARTMENT

IC Marketing & Engineering Group

421-8 Hino, Hino-shi, Tokyo 191, JAPAN

Phone: 0425-87-5816 FAX: 0425-87-5624

International Marketing Department I (Europe, U.S.A.)

421-8 Hino, Hino-shi, Tokyo 191, JAPAN

Phone: 0425-87-5812 FAX: 0425-87-5564

International Marketing Department II (Asia)

421-8 Hino, Hino-shi, Tokyo 191, JAPAN

Phone: 0425-87-5814 FAX: 0425-87-5110

Printed Feb. 1998 in Japan ®