

SPEC No.	ELO	8 8	149
ISSUE:	Jan.	30.	1997

To;

REFERENCE

# SPECIFICATIONS

Product Type 160 Output LCD Segment Driver

Nodel No. \_\_\_\_LH1549F

\*This specifications contains 26 pages including the cover and appendix.

If you have any objections, please contact us before issuing purchasing order.

CUSTOMERS ACCEPTANCE

DATE:

BY:

**PRESENTED** 

BY: T. MINEYAMA

Dept. General Manager

REVIEWED BY:

PREPARED BY:

ENGINEERIGN DEPARTMENT I LOGIC IC ENGINEERING CENTER

TENRI INTEGRATED CIRCUITS (IC) GROUP

SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - •Instrumentation and measuring equipment
    - ·Machine tools
    - ·Audiovisual equipment
    - Home appliances
    - ·Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - ·Gas leak detectors and automatic cutoff devices
    - •Rescue and security equipment
    - •Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - ·Communications equipment for trunk lines
    - •Control equipment for the nuclear power industry
    - •Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- •Please direct all queries regarding the products covered herein to a sales representative of the company.



1

# **SHARP**

#### Contents

1.	Summary ·····	Page 2
2.	Features ·····	2
3.	Block Diagram ·····	3
4.	Functional Operations of Each Block ·····	3
5.	Pin Configuration ·····	5
6.	Pin Descriptions ······	5
7.	Description of Functional Operations ·····	7
8.	Precaution ·····	11
9.	Absolute Maximum Ratings	12
10.	Recommended Operating Conditions	12
11.	Electrical Characteristics ·····	12
12.	Example of System Configuration · · · · · · · · · · · · · · · · · · ·	16
13.	Example of Typical Characteristic ·····	17
14.	Package and Packing Specification · · · · · · · · · · · · · · · · · · ·	18

#### 1. Summary

The LH1549F is a 160 output segment driver LSI suitable for driving large scale dot matrix LC panels using as personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. When combined with the LH1530 Common Driver, a low power consuming, high-precision LC panel display can be assembled. This driver is for 8-bits parallel input exclusive use.

#### 2. Features

• Number of LC drive outputs : 160

• Supply voltage for LC drive : +10.0 to +42.0 V• Supply voltage for the logic system : +2.5 to +5.5 V

• Shift Clock frequency : 20 MHz (Max.)  $V_{DD}=+4.5$  to +5.5 V

: 15 MHz (Max.)  $V_{DD}=+3.0$  to +4.5 V

: 12 MHz (Max.)  $V_{DD} = +2.5$  to +3.0 V

Low power consumption

· Low output impedance

· Adopts a data bus system

• 8-bits parallel input

· Automatic transfer function of an enable signal


 Automatic counting function which, in the chip select mode, causes the internal clock to be stopped by automatically counting 160 of input data

CMOS silicon gate process (P-type Silicon Substrate)

 Supports high capacity LC panel display when combined with the LH1530 Common Driver

Package : 185 pin TCP (Tape Carrier Package)
 Not designed or rated as radiation hardened

#### 3. Block Diagram



## 4. Functional Operations of Each Block


Block	Function
Active Control	Controls the selection or deselection of the chip.
	Following a LP signal input, and after the chip select signal is
	input, a select signal is generated internally until 160 bits of
	data have been read in.
f	Once data input has been completed, a select signal for cascade
	connection is output, and the chip is deselected.
	Keep input data which are 1 clock of XCK at 8-bit parallel mode
& Data Control	into latch circuit, after that they are put on the internal data
	bus 8 bits at a time.
Data Latch	Selects the state of the data latch which reads in the data bus
Control	signals. The shift direction is controlled by the control logic,
	for every 16 bits of data read in, the selection signal shifts
	one bit based on the state of the control circuit.
Data Latch	Latches the data on the data bus. The latch state of each LC
	driver output pin is controlled by the control logic and the data
	latch control, 160 bits of data are read in 20 sets of 8 bits.
Line Latch	All 160 bits which have been read into the data latch are
	simultaneously latched on the falling edge of the LP signal, and
	output to the level shifter block.



Block	Function					
Level Shifter	The logic voltage signal is level-shifted to the LC drive					
	voltage level, and output to the driver block.					
4-Level Driver	Drives the LC driver output pins from the latch data, selecting one of 4 levels ( $V_0$ , $V_2$ , $V_3$ , $V_5$ ) based on the FR and $\overline{\text{DISPOFF}}$ signals.					
Control Logic	Controls the operation of each block. When a LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block.  Once the selection signal has been output, operation of the data latch and data transmission are controlled, 160 bits of data are read in, and the chip is deselected.					



## 5. Pin Configuration




## 6. Pin Descriptions

## 6-1. Pin Designations

Pin No.	Symbol	I/0	Designation
1 to 160	Y <sub>1</sub> - Y <sub>160</sub>	0	LC drive output
161, 185	Vor, Vol	-	Power supply for LC drive
162, 184	V <sub>2R</sub> , V <sub>2L</sub>	_	Power supply for LC drive
163, 183	V <sub>3R</sub> ,V <sub>3L</sub>	-	Power supply for LC drive
164, 182	V <sub>5R</sub> , V <sub>5L</sub>	-	Power supply for LC drive
165	V <sub>D D</sub>	-	Power supply for logic system(+2.5 to +5.5 V)
166	SHL	I	Display data shift direction selection
167, 180	EIO2.EIO1	I/0	Input/Output for chip select
168 to 175	DI <sub>0</sub> -DI <sub>7</sub>	I	Display data input
176	XCK	I	Display data shift clock input
177	LP	I	Display data latch pulse input
178	DISPOFF	I	Control input for deselect output level
179	FR	I	AC-converting signal input for LC drive waveform
181	V <sub>ss</sub>	-	Ground (0 V)







## 7. Description of Functional Operations

## 7-1. Pin Functions

7-1. PIN FU	Function
Symbol	Logic system power supply pin connects to +2.5 to +5.5 V
V <sub>D D</sub>	
Vss	Ground pin connects to 0 V  Power supply pin for LC driver voltage bias.
V <sub>OR</sub> , V <sub>OL</sub>	Normally, the bias voltage ,that is set by a resistor divider.
V <sub>2R</sub> ,V <sub>2L</sub>	•Rormally, the bias voltage, that is set by a resident divider. •Ensure that voltages are set such that $V_{ss} \le V_5 < V_3 < V_2 < V_0$ .
V <sub>3R</sub> ,V <sub>3L</sub>	
V <sub>5R</sub> ,V <sub>5L</sub>	•V <sub>iR</sub> and V <sub>iL</sub> (i=0,2,3,5) aren't connected with inside LSI.
	Therefore, it is necessary that these terminals connect with an out-
	side power supply.
DI <sub>0</sub> -DI <sub>7</sub>	Input Pin for display data
	•Input data into the 8 pins DI <sub>0</sub> -DI <sub>7</sub> .
XCK	Clock input pin for taking display data
	•Data is read on the falling edge of the clock pulse.
LP	Latch pulse input pin for display data
	•Data is latched on the falling edge of the clock pulse.
SHL	Direction selection pin for reading display data
	•When set to $V_{ss}$ level "L", data is read sequentially from $Y_{160}$ to $Y_1$ .
	•When set to $V_{DD}$ level "H", data is read sequentially from $Y_1$ to $Y_{160}$ .
DISPOFF	Control input pin for output deselect level
	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
	-When set to $V_{ss}$ level "L", the LC driver output pins $(Y_1-Y_{160})$ are
	set to level $V_5$ .  AC signal input for LC driving waveform
FR	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
	•Normally, inputs a frame inversion signal.
	•The LC driver output pin's output voltage level can be set using
	the line latch output signal and the FR signal.
	Table of truth values is shown in 7-2-1.
EIO <sub>1</sub>	Input/Output pin for chip selection •When SHL input is at $V_{SS}$ level "L", EIO <sub>1</sub> is set for output, and EIO <sub>2</sub>
EIO <sub>2</sub>	
	is set for input. •When SHL input is at $V_{DD}$ level "H", EIO, is set for input, and EIO,
	is set for output.
	• During output, set to "H" while $LP \times \overline{XCK}$ is "H" and after 160 bits of
	data have been read set to "L" for one cycle (from falling edge to
	falling edge of XCK), after which it returns to "H".
	During input, after the LP signal is input, the chip is selected
	while EI is set to "L". After 160-bits of data have been read, the
	chip is deselected.
L	



Symbol	Function								
Y <sub>1</sub> -Y <sub>160</sub>	LC driver output pins								
	•Corresponding directly to each bit of the data latch, one level $(V_0, V_2, V_3, \text{ or } V_5)$ is selected and output.								

#### 7-2. Functional Operations

7-2-1. Truth Table

FR	Latch Data	DISPOFF	Driver Output Voltage Level (Y <sub>1</sub> -Y <sub>160</sub> )
L	L	Н	V <sub>3</sub>
L	Н	Н	V <sub>5</sub>
Н	L H		V <sub>2</sub>
Н	Н	Н	V <sub>0</sub>
X	X	L	V <sub>5</sub>

Here,  $V_{s\,s} \leq V_5 < V_3 < V_2 < V_0$ , H:  $V_{D\,D}$  (+2.5 to +5.5 V), L:  $V_{s\,s}$  (0 V), X: Don't care [Note] "Don't care" should be fixed to "H" or "L", avoiding floating. There are two kinds of power supply (logic level voltage, LC drive voltage) for LCD driver. Please supply regular voltage which assigned by specification for each power pin.

### 7-2-2. Relationship between the Display Data and Driver Output pins


#### 8-Bit Parallel Mode

SHL	EIO <sub>1</sub>	EIO <sub>2</sub>	Data			Figu	re of Cl	ock		
			Input	20clock	19clock	18clock	•••	3clock	2clock	1clock
			DΙο	Y	Ýg	Y <sub>17</sub>	•••	Y 1 3 7	Y <sub>145</sub>	Y <sub>153</sub>
			DI1	Y 2	Y <sub>10</sub>	Y 18	•••	Y <sub>138</sub>	Y <sub>146</sub>	Y 1 5 4
			DI2	Y 3	Y <sub>11</sub>	Y 1 9	•••	Y <sub>139</sub>	Y <sub>147</sub>	Y <sub>155</sub>
			DI <sub>3</sub>	Y 4	Y <sub>12</sub>	Y 2 0	•••	Y <sub>140</sub>	Y <sub>148</sub>	Y <sub>156</sub>
L	Output	Input	DI <sub>4</sub>	Y 5	Y <sub>13</sub>	Y <sub>21</sub>	•••	Y <sub>141</sub>	Y <sub>149</sub>	Y <sub>157</sub>
			DI5	Y 6	Y <sub>14</sub>	Y 2 2	•••	Y 1 4 2	Y 1 5 0	Y <sub>158</sub>
			DIs	Y 7	Y <sub>15</sub>	Y <sub>23</sub>	•••	Y <sub>143</sub>	Y 1 5 1	Y <sub>159</sub>
			DI <sub>7</sub>	Y 8	Y 1 6	Y 2 4	•••	Y <sub>144</sub>	Y <sub>152</sub>	Y 1 6 0
			DIo	Y 1 6 0	Y <sub>152</sub>	Y <sub>144</sub>	•••	Y 2 4	Y 1 6	Y 8
			DI <sub>1</sub>	Y <sub>159</sub>	Y <sub>151</sub>	Y <sub>143</sub>	•••	Y <sub>23</sub>	Y <sub>15</sub>	Y 7
]			DI <sub>2</sub>	Y <sub>158</sub>	Y <sub>150</sub>	Y <sub>142</sub>	•••	Y 2 2	Y <sub>14</sub>	Υ 6
J		į	DI <sub>3</sub>	Y <sub>157</sub>	Y 1 4 9	Y <sub>141</sub>	•••	Y 2 1	Y 1 3	Y 5
н	Input	Output	•	Y <sub>158</sub>	Y 1 4 8	Y 1 4 0	•••	Y 2 0	Y 1 2	Y 4
			DI <sub>5</sub>	Y <sub>155</sub>	Y 1 4 7	Y <sub>139</sub>	•••	Y 19	Y 1 1	Y 3
			DIe	Y <sub>154</sub>	Y <sub>146</sub>	Y 1 3 8	•••	Y 18	Y <sub>10</sub>	Y 2
			DI <sub>7</sub>	Y <sub>153</sub>	Y <sub>145</sub>	Y <sub>137</sub>	•••	Y <sub>17</sub>	Y 9	Y 1




## 7-2-3. Connection Examples of Plural Segment Drivers


(a) Case of SHL="L"



(b) Case of SHL="H"










#### 8. Precaution

OPrecaution when connecting or disconnecting the power
This LSI has a high-voltage LCD driver, so it may be permanently damaged by
a high current which may flow if a voltage is supplied to the LC drive
power supply while the logic system power supply is floating.
The detail is as follows.

- •When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- •We recommend you connecting the serial resistor (50 to 100  $\Omega$ ) or fuse to the LC drive power  $V_0$  of the system as a current limitter resistor. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connect the LC drive power supply after resetting logic condition of this LSI inside on  $\overline{\text{DISPOFF}}$  function. After that, cancel the  $\overline{\text{DISPOFF}}$  function after the LC driver power supply has become stable. Furthermore, when disconnecting the power, set the LC drive output pins to level  $V_5$  on  $\overline{\text{DISPOFF}}$  function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.





#### 9. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	V <sub>D D</sub>	Ta=25 °C	V <sub>DD</sub>	-0.3 to +7.0	V
Supply voltage (2)	V <sub>o</sub>	Referenced	V <sub>OL</sub> ,V <sub>OR</sub>	-0.3 to +45.0	V
	V <sub>2</sub>	to $V_{ss}(0 V)$	V <sub>2L</sub> ,V <sub>2R</sub>	$-0.3$ to $V_0 + 0.3$	٧
	V <sub>3</sub>	1	V <sub>3L</sub> ,V <sub>3R</sub>	$-0.3$ to $V_0 + 0.3$	٧
	V <sub>5</sub>		V <sub>5L</sub> ,V <sub>5R</sub>	$-0.3$ to $V_0 + 0.3$	٧
Input voltage	٧,	1	DI <sub>0-7</sub> , XCK, LP, SHL, FR EIO <sub>1</sub> , EIO <sub>2</sub> , DISPOFF	$-0.3$ to $V_{DD} + 0.3$	V
Storage temperature	Tstg			-45 to +125	J

#### 10. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable	pins	Min.	Тур.	Max.	Unit
Supply voltage (1)	V <sub>DD</sub>	Referenced	V <sub>DD</sub>		+2.5		+5.5	V
Supply voltage (2)	V <sub>0</sub>	to $V_{ss}(0 V)$	V <sub>o L</sub> , V <sub>o R</sub>		+10.0		+42.0	Δ.
Operating temperature	Topr				-20		+85	r

[NOTE] Ensure that voltages are set such that  $V_{ss} \le V_5 < V_3 < V_2 < V_0$ .

#### 11. Electrical Characteristics

#### 11-1. DC Characteristics

 $(V_{SS}=V_{S}=0 \text{ V}, V_{DD}=+2.5 \text{ to } +5.5 \text{ V}, V_{O}=+10.0 \text{ to } +42.0 \text{ V}, Ta=-20 \text{ to } +85 \text{ }^{\circ})$ 

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Uni
Input voltage	V I Н		DI <sub>0-7</sub> ,XCK,LP,SHL,FR	0.7V <sub>DD</sub>			V
	A ' r		EIO1, EIO2, DISPOFF			0.3V <sub>DD</sub>	V
Output voltage	V <sub>он</sub>	I <sub>OH</sub> =-0.4 mA	EIO <sub>1</sub> ,EIO <sub>2</sub>	V <sub>DD</sub> -0.4			V
	Vot	$I_{OL}=+0.4$ mA				+0.4	V
Input leakage curren	ILI	$V_{SS} \leq V_{I} \leq V_{DD}$	All input pins			±10.0	μA
I/O leakage current	IL1/0	$V_{SS} \leq V_{I} \leq V_{DD}$	EIO <sub>1</sub> ,EIO <sub>2</sub>			±10.0	μA
Output resistance	Ron	$*1 V_0 = +40 V$	Y 1 Y 1 8 0		1.0	1.5	kΩ
		$V_0 = +30 \text{ V}$			1.5	2.0	
		$V_0 = +20 \text{ V}$			2.0	2.5	
Stand-by current	IstB	*2	Vss			50.0	μA
Consumed current (1)	IDDI	*3	V <sub>D D</sub>			2.0	mA
(Deselection)							
Consumed current (2)	I <sub>DD2</sub>	*3	V <sub>D D</sub>			8.0	mΑ
(Selection)							
Consumed current (3)	I <sub>0</sub>	*4	V <sub>OL</sub> , V <sub>OR</sub>			1.0	mA

#### [NOTE]

- \*1:  $|\Delta V_{ON}| = 0.5 \text{ V}$
- \*2:  $V_{DD}$ =+5.0 V,  $V_{0}$ =+40.0 V,  $V_{IH}$ = $V_{DD}$ ,  $V_{IL}$ = $V_{SS}$
- \*3:  $V_{DD}$ =+5.0 V,  $V_{0}$ =+40.0 V,  $f_{XCK}$ =20 MHz, No-load The input data is turned over by data taking clock
- \*4:  $V_{DD}$ =+5.0 V,  $V_{0}$ =+40.0 V,  $f_{XCK}$ =20 MHz,  $f_{LP}$ =41.6 kHz,  $f_{FR}$ =80 Hz, No-load The input data is turned over by data taking clock

11-2. AC Characteristics
 (mode 1)

 $V_{ss}=V_{5}=0$  V,  $V_{DD}=+5.0$  V±10%,  $V_{0}=+10.0$  to +42.0 V, Ta=-20 to +85 t

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period *1	twck	*3	50			ns
Shift clock "H" pulse width	twckH		12			ns
Shift clock "L" pulse width	twckr		14			ns
Data setup time	tos		5			ns
Data hold time	t <sub>DH</sub>		12			ns
Latch pulse "H" pulse width	twlph		15			ns
Shift clock rise to Latch pulse rise time	tLD		0			ns
Shift clock fall to Latch pulse fall time	tsL		25			ns
Latch pulse rise to Shift clock rise time	tis		25			ns
Latch pulse fall to Shift clock fall time	t <sub>LH</sub>		25			ns
Enable setup time	ts		10			ns
Input signal rise time *2	t r				50	ns
Input signal fall time *2	t,	·			50	ns
Output delay time (1) XCK to EIO <sub>1</sub> ,EIO <sub>2</sub>	t <sub>D</sub>	$C_L = 15 pF$			30	ns
Output delay time (2) FR to Y <sub>1</sub> -Y <sub>160</sub>	tpd <sub>1</sub>	$C_L = 15 pF$			1.2	μs
Output delay time (3) LP to Y <sub>1</sub> -Y <sub>160</sub>	tpd <sub>2</sub>	$C_L = 15 pF$			1.2	μs

### [Note]

- \*1 Take the cascade connection into consideration.
- \*2  $(t_{cK}-t_{wcKH}-t_{wcKL})/2$  is maximum in the case of high speed operation.

(mode 2)

 $V_{ss} = V_5 = 0$  V,  $V_{DD} = +3.0$  V to +4.5 V,  $V_0 = +10.0$  to +42.0 V, Ta = -20 to +85 °C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Uni
Shift clock period *1	twck	*3	66			ns
Shift clock "H" pulse width	twckH		23			ns
Shift clock "L" pulse width	twcki		23			ns
Data setup time	tos		10			ns
Data hold time	t <sub>DH</sub>		25			ns
Latch pulse "H" pulse width	twlph		30			ns
Shift clock rise to Latch pulse rise time	tip		0			ns
Shift clock fall to Latch pulse fall time	tsL		30			ns
Latch pulse rise to Shift clock rise time	tis		30			ns
Latch pulse fall to Shift clock fall time	t <sub>LH</sub>		30			ns
Enable setup time	ts		12			ns
Input signal rise time *2	t,				50	ns
Input signal fall time *2	t,				50	ns
Output delay time (1) XCK to EIO <sub>1</sub> ,EIO <sub>2</sub>	t <sub>D</sub>	$C_L = 15 pF$			44	ns
Output delay time (2) FR to $Y_1 - Y_{160}$	tpd <sub>1</sub>	$C_L = 15 pF$			1.2	μs
Output delay time (3) LP to Y <sub>1</sub> -Y <sub>180</sub>	tpd <sub>2</sub>	C <sub>L</sub> =15 pF			1.2	μs

#### [Note]

- \*1 Take the cascade connection into consideration.
- \*2  $(t_{c\kappa}-t_{wc\kappa H}-t_{wc\kappa L})/2$  is maximum in the case of high speed operation.
- \*3 t<sub>r</sub>,t<sub>1</sub>≤10 ns

<sup>\*3</sup> t<sub>r</sub>,t<sub>1</sub>≤10 ns

(mode 3)

 $V_{ss} = V_5 = 0$  V,  $V_{DD} = +2.5$  to +3.0 V,  $V_0 = +10.0$  to +42.0 V, Ta = -20 to +85 t


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Uni
Shift clock period *1	twck	*3	82			ns
Shift clock "H" pulse width	twckn		28			ns
Shift clock "L" pulse width	twckr		28			ns
Data setup time	t <sub>DS</sub>		10			ns
Data hold time	t <sub>DH</sub>		30			ns
Latch pulse "H" pulse width	twiph		30			ns
Shift clock rise to Latch pulse rise time	t <sub>LD</sub>		0			ns
Shift clock fall to Latch pulse fall time	tsL		30			ns
Latch pulse rise to Shift clock rise time	tis		30			ns
Latch pulse fall to Shift clock fall time	t <sub>LH</sub>		30			ns
Enable setup time	ts		15			ns
Input signal rise time *2	t,				50	ns
Input signal fall time *2	t,				50	ns
Output delay time (1) XCK to EIO <sub>1</sub> ,EIO <sub>2</sub>	t <sub>D</sub>	$C_L = 15 pF$			57	ns
Output delay time (2) FR to Y <sub>1</sub> -Y <sub>160</sub>	tpd:	C <sub>L</sub> =15 pF			1.2	μs
Output delay time (3) LP to Y <sub>1</sub> -Y <sub>160</sub>	tpd <sub>2</sub>	$C_L = 15 pF$			1.2	μs

#### [Note]


- \*1 Take the cascade connection into consideration.
- \*2  $(t_{cK}-t_{wcKH}-t_{wcKL})/2$  is maximum in the case of high speed operation.
- \*3  $t_r, t_i \le 10$  ns

## 11-3. Timing Diagrams


## Input Timing Characteristics













## 13. Example of Typical Characteristic

Parameter	Conditions	Min.	Typ.	Max. Unit
Typical Fundamental Rating	$Ta=+25 \text{ t}, V_{SS}=0 \text{ V}, V_{DD}=+5.0 \text{ V}$		10	ns
Propagation Delay Time				

## 14. PACKAGE AND PACKING SPECIFICATION

1. Package Outline Specification

Refer to drawing No. SPN2311-00

2. Markings

The meanings of the device code printed on each tape carrier package are as follows.

- (1) Date code (example) :  $\frac{7}{a}$   $\frac{0.5}{b}$   $\frac{D}{c}$   $\frac{0}{d}$ 
  - a) denotes the last figure of Anno Domini (of production)
  - b) denotes the week (of production)
  - c) denotes factory code (of production)
  - d) denotes the number of times of alteration
- 3. Packing Specifications

3-1 Packing Materials

Item	Material	Purpose
Reel	Anti-static treated plastic (405 mm dia.)	Packing of tape carrier package.
Separator	Anti-static treated PET (188 μ mt)	Protects device and prevents ESD (Electro Static Discharge)
Aluminum laminated bag	(520×600 mm)	Moisture proof.
Adhesive tape paper	L	Fixing of tape carrier package and separator.
Label	Paper	Indicates production name, lot.No., and quantity.
Desiccant	Silica gel	Drying of device
Inner carton	Cardboard( $420 \times 420 \times 50$ mm)	Contains a reel.
Outer carton	Cardboard( $445 \times 285 \times 450$ mm)	Contains 5 inner cartons.

3-2 Packing Form

- a) Tape carrier package(TCP)is wound on a reel with separator and the ends of them are fixed with adhesive tape.
- b) A label indicating production name, lot number and quantity is stuck on one side of the reel.
- c) The reel and silica gel are put in a laminated aluminum bag. Nitrogen gas is enclosed in the bag and the bag is sealed. The same label(b) is affixed to the bag. The bag is put in a carton and the same label(b) is affixed to one side of the inner carton.

\* Specification of label

TYPE	
IIFE	Production name Lot No.
QUANTITY	Quantity
LOT(DATE)	Shipping date

- d) 5 inner cartons are put in an outer carton and the same label(b) is affixed to one side of the outer carton.
- 3-3 Other
  - (1) The length of the TCP is typically 40 m per reel, but this may change in accordance with the inventory quantity.
  - (2) Faulty devices is completely punched out at the part of the device.
  - (3) The maximum number of continuous faulty devices is 16.

ISSUE DATE	JAN. 24,1997	DESIGN	n Fukuta	(NOTE)
ISSUE NUMBER		CHECK	12 Handa	
S/C NUMBER		APPROVE	7 Zonaka	



## 4. Cautions concerning handling.

Although the strength of the device has been verified in accordance with the test method shown below, do not subject the resin parts or the slit terminals to any excessive bending or pressure.

Test	Test method		Rating
Flexure test	Front view  Output terminal  Backside  F (Force): breaking strength (N).  L(Distance): force point to point of application (m).	Side view	Indicate as moment M. $M=F\times L (N\cdot m)$ $M=1.47\times 10^{-3} N\cdot m MAX.$ (for both $+\theta$ and $-\theta$ )

### 5. Cautions concerning storage.

- · When storing the product, it is recommended that it be left in its shipping package. After the seal of the packing bag has been broken, store the products in a nitrogen atmosphere.
- · Storage conditions

Storage state	Storage conditions
Unopened(less than 60 days)	Temperature: 5 to 30°C; humidity: 80% RH or less.
After seal of broken(less than 30 days)	Tomorous 0597 have the 150 DII

- · Don't store in a location exposed to corrosive gas or excessive dust.
- Don't store in a location exposed to direct sunlight or subject to sharp changes in temperature.
- · Don't store the product such that it subjected to an excessive load weight, such as by stacking.
- · Deterioration of the plating may occur after long-term storage, so special care is required.
  - It is recommended that the products be inspected before use.

### 6. Other cautions.

- · Immediately after opening the moisture-proof packing, the measurement will shrink slightly. In order to return the measurements to those shown in the drawing, it is necessary to store the product for at least 48 hours at a temperature of 20 to 25°C and humidity of 50 to 60%.
- · When soldering TCP, the TCP wiring pattern may become corroded if unreacted halogen remains within the flux deposited on the TCP. Therefore, avoid applying flux to areas other than the part to be soldered, and ensure that no solvent remains in the flux after mounting.

Avoid using flux containing highly concentrated.



Item	Inspection standards	Remarks
Exposure of the inner leads     and device holes	·Faulty if the chip or inner leads are completely exposed.	Resin
2. Air bubbles	<ul> <li>Faulty if the device holes are not completely filled with resin.</li> <li>Faulty if there are air bubbles extending as far as the surface of the chip.</li> <li>Faulty if there are air bubbles at the inner leads.</li> </ul>	MAX8.3 : MAX8.3 MAX1.20 MAX1.10
3. Seal resin area	Faulty if the area of the seal resin area exceeds the specifications.	Seal resin area Upperside:16.6×2.3mmMAX
4. Seal resin thickness	Faulty if the thickness of the device exceeds the specifications.	Underside: 16.6 × 2.3 mmMAX Upperside: 0.15 mmMAX Underside: 0.75 mmMAX
5. Adherence of resin or foreign matter except the seal resin area.	Faulty if any deposits of foreign matter or resin is allowed to bridge the conductor pattern gaps. However, deposits of foreign matter or resin which can be removed easily can be ignored.	Total thickness: 1.0 mmMAX
6. Underside of the chip	•Faulty if there are any cracks in the chip. •Faulty if there is any chipping in the underside of the chip that is lager than one-half the thickness of the chip. •Faulty if adherence of the resin to the underside of the chip that causes the thickness of the devices exceed the specifications.	<u> </u>
7. Scratches, cracks and chipping in the tape carrier	Faulty if there are any scratches exposing the substrate (chip, pattern, or inner leads) at the seal resin.  Faulty if there are holes or scratches which bridge two conductor patterns at the lower part of the applied solder resist.  Faulty if there are any cracks or chipping at the perforations.	T/2MAX Fault
8. Pattern deformation	·Faulty if the pattern overhanging the slits is markedly deformed	
9. Discoloration	• Faulty if the tin plating is markedly discolored. • Faulty if the cover coating is markedly discolored.	Faulty W.
10. Markings	·Faulty if the markings are illegible.	1/2W   W
11. Missing parts of output leads	•Faulty if the width of the output lead is reduced to less than one-half of the standard. •Faulty if copper foil remnants reduce the clearance between the output leads to less than two-thirds of the standards.	
12. Other	<ul> <li>Faulty if there is any warping, twisting, bending, etc., of the tape that would impair use.</li> <li>Faulty if there are no indication holes at the non-effective indication holes.</li> </ul>	S 1/3S

