LH1548

DESCRIPTION


The LH1548 is a 240-output segment driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/ work stations. Through the use of UST (Ultra Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. When combined with the LH1530 common driver, it can create a low power consuming, high-resolution LCD.

FEATURES

- Number of LCD drive outputs: 240
- Supply voltage for LCD drive: +10.0 to +42.0 V
- Supply voltage for the logic system: +2.5 to +5.5 V
- Shift clock frequency
 - $-25 \text{ MHz (Max.)} : V_{DD} = +5.0\pm0.5 \text{ V}$
 - 15 MHz (Max.) : V_{DD} = +3.0 to +4.5 V
 - 12 MHz (Max.) : V_{DD} = +2.5 to +3.0 V
- Low power consumption
- · Low output impedance
- · Adopts a data bus system
- 8-bit/12-bit parallel input modes are selectable with a mode (MD) pin.
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 240 bits of input data
- Package : 272-pin TCP (Tape Carrier Package)

240-output LCD Segment Driver IC


PIN CONNECTIONS



PIN DESCRIPTION

DE00.			
PIN NO.	SYMBOL	1/0	DESCRIPTION
1 to 240	Y1-Y240	0	LCD drive output
241, 272	Vol, Vor	_	Power supply for LCD drive
242, 271	V2L, V2R	_	Power supply for LCD drive
243, 270	V3L, V3R	_	Power supply for LCD drive
244, 269	V5L, V5R	_	Power supply for LCD drive
245	V DD	_	Power supply for logic system (+2.5 to +5.5 V)
264	SHL	I	Input for selecting the reading direction of display data
265	MD	I	Mode selection input
246, 262	ElO ₂ , ElO ₁	1/0	Input/output for chip selection
247 to 258	DI0-DI11	I	Display data input
259	XCK	I	Clock input for taking display data
260	DISPOFF	I	Control input for output of non-select level
261	LP	I	Latch pulse input for display data
263	FR	I	AC-converting signal input for LCD drive waveform
266, 267	TEST1, TEST2	Ī	Test mode selection input
268	Vss	_	Ground (0 V)

BLOCK DIAGRAM



FUNCTIONAL OPERATIONS OF EACH BLOCK

BLOCK	FUNCTION					
	Controls the selection or non-selection of the chip.					
	Following an LP signal input, and after the chip selection signal is input, a selection					
Active Control	ignal is generated internally until 240 bits of data have been read in.					
	Once data input has been completed, a selection signal for cascade connection is					
	output, and the chip is non-selected.					
SP Conversion &	Data is retained until 24 bits have been completely input, after which they are put on the					
Data Control	internal data bus 24 bits at a time.					
	Selects the state of the data latch which reads in the data bus signals. The shift direction					
Data Latch Control	is controlled by the control logic. For every 48 bits of data read in, the selection signal					
	shifts one bit based on the state of the control circuit.					
	Latches the data on the data bus. The latch state of each LCD drive output pin is					
Data Latch	controlled by the control logic and the data latch control; 240 bits of data are read in 10					
	sets of 24 bits.					
Line Latch	All 240 bits which have been read into the data latch are simultaneously latched at the					
Line Laten	falling edge of the LP signal, and are output to the level shifter block.					
Level Shifter	The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to					
Level Stiller	the driver block.					
4 Laviel Debiase	Drives the LCD drive output pins from the latch data, and selects one of 4 levels (Vo, V2,					
4-Level Driver	V ₃ or V ₅) based on the FR and DISPOFF signals.					
	Controls the operation of each block. When an LP signal has been input, all blocks are					
Control Logio	reset and the control logic waits for the selection signal output from the active control					
Control Logic	block. Once the selection signal has been output, operation of the data latch and data					
	transmission is controlled, 240 bits of data are read in, and the chip is non-selected.					
Test Circuit	The circuit for testing. During normal operation, it isn't activated.					

INPUT/OUTPUT CIRCUITS




Fig. 1 Input Circuit




Fig. 2 Input/Output Circuit




Fig. 3 LCD Drive Output Circuit

FUNCTIONAL DESCRIPTION

Pin Functions

SYMBOL	FUNCTION
V DD	Logic system power supply pin, connected to +2.5 to +5.5 V.
Vss	Ground pin, connected to 0 V.
Vol. Von	Bias power supply pins for LCD drive voltage
Vol., Von	Normally use the bias voltages set by a resistor divider.
V2L, V2R	• Ensure that voltages are set such that Vss ≤ V5 < V3 < V2 < V0.
V3L, V3R	• ViL and ViR (i = 0, 2, 3, 5) aren't connected with inside IC. Therefore, it is necessary that
V 5L, V 5R	these pins connect with an external power supply.
	Input pins for display data
	• In 8-bit parallel input mode, input data into the 8 pins, DI7-DI0. Connect DI11-DI8 to Vss or VDD.
DI11-DI0	• In 12-bit parallel input mode, input data into the 12 pins, DI11-DI0.
	Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT
	PINS° in Functional Operations.
хск	Clock input pin for taking display data
XON	Data is read at the falling edge of the clock pulse.
LP	Latch pulse input pin for display data
	Data is latched at the falling edge of the clock pulse.
	Input pin for selecting the reading direction of display data
	When set to Vss level "L", data is read sequentially from Y240 to Y1.
SHL	• When set to VDD level "H", data is read sequentially from Y1 to Y240.
	Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT
	PINS* in Functional Operations.
	Control input pin for output of non-select level
	The input signal is level-shifted from logic voltage level to LCD drive voltage level, and
DISPOFF	controls the LCD drive circuit.
	• When set to Vss level "L", the LCD drive output pins (Y1-Y240) are set to level V5.
	Table of truth values is shown in "TRUTH TABLE" in Functional Operations.
	AC signal input pin for LCD driving waveform
	The input signal is level-shifted from logic voltage level to LCD drive voltage level, and
	controls the LCD drive circuit.
FR	Normally it inputs a frame inversion signal.
	The LCD drive output pins' output voltage levels can be set using the line latch output
	signal and the FR signal.
	Table of truth values is shown in "TRUTH TABLE" in Functional Operations.
	Mode selection pin
	When set to Vss level "L", 8-bit parallel input mode is set.
MD	When set to VDD level "H", 12-bit parallel input mode is set.
	Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT
	PINS" in Functional Operations.

SYMBOL	FUNCTION
EIO1 EIO2	Input/output pins for chip selection • When SHL input is at Vss level "L", EIO₁ is set for output, and EIO₂ is set for input. • When SHL input is at VDD level "H", EIO₁ is set for input, and EIO₂ is set for output. • During output, set to "H" while LP · XCK is "H", and after 240 bits of data have been read, set to "L" for one cycle (from rising edge to rising edge of XCK), after which it returns to "H". • During input, the chip is selected while EI · XCK is "H" after the LP signal is input. The chip is non-selected after 240 bits of data have been read. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT
	PINS* in Functional Operations.
TEST ₁	Test mode selection pins
TEST2	During normal operation, fix to Vss level "L".
Y1-Y240	 LCD drive output pins Corresponding directly to each bit of the data latch, one level (Vo, V2, V3, or V5) is selected and output. Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

Functional Operations

TRUTH TABLE

FR	LATCH DATA	DISPOFF	LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y240)
L	L	Н	V3
L	Н	Н	V 5
Н	L	Н	V ₂
Н	Н	Н	Vo
Х	Х	L	V 5

NOTES:

- Vss \leq V5 < V3 < V2 < V0, L : Vss (0 V), H : VDD (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

 There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.

 Supply regular voltage which is assigned by specification for each power pin.

RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS

(a) 8-bit Parallel Input Mode


MD	CLII	EIO ₁	EIO2	DATA			NUMB	ER OF CL	OCKS		
MD	SHL	EIO1	LIOZ	INPUT	30 CLOCK	29 CLOCK	28 CLOCK	•••	3 ССОСК	2 CLOCK	1 CLOCK
				Dlo	Y 1	Y 9	Y17		Y217	Y225	Y233
				DI1	Y 2	Y 10	Y18		Y218	Y226	Y234
				Dl2	Y 3	Y 11	Y 19	•••	Y 219	Y227	Y235
LLL	Output	Innut	DIз	Y4	Y 12	Y 20	•••	Y220	Y228	Y236	
	-	Output	Input	DI4	Y 5	Y 13	Y21	•••	Y221	Y229	Y237
			DI5	Y6	Y 14	Y22	•••	Y222	Y230	Y238	
				DI6	Y 7	Y 15	Y23		Y223	Y231	Y239
				DI7	Y8	Y 16	Y24		Y224	Y232	Y 240
				Dlo	Y 240	Y232	Y224	•••	Y24	Y16	Y8
				DI1	Y239	Y231	Y223	•••	Y23	Y15	Y 7
				Dl2	Y238	Y 230	Y222	•••	Y22	Y14	Y6
	н	Innut	Output	DIз	Y237	Y 229	Y221	•••	Y21	Y13	Y 5
		Input	Output	DI4	Y236	Y228	Y220	•••	Y 20	Y12	Y 4
				DI5	Y235	Y227	Y 219	•••	Y 19	Y11	Υз
				DI6	Y234	Y226	Y218		Y18	Y 10	Y2
				DI7	Y233	Y225	Y217	•••	Y17	Y 9	Y 1

(b) 12-bit Parallel Input Mode


MD	CHI	FIO	FIOs	DATA			NUMB	ER OF CL	OCKS		
MD	SHL	EIO1	EIO ₂	INPUT	20 CLOCK	19 CLOCK	18 CLOCK	•••	3 CLOCK	2 CLOCK	1 CLOCK
				Dlo	Y1	Y 13	Y25	•••	Y205	Y217	Y229
				DI1	Y2	Y14	Y26	•••	Y206	Y 218	Y230
				Dl2	Y 3	Y 15	Y27	•••	Y207	Y 219	Y231
				Dlз	Y4	Y 16	Y28	•••	Y208	Y 220	Y232
				DI4	Y 5	Y 17	Y29	•••	Y209	Y221	Y233
ш		Output	Innut	DI5	Y6	Y 18	Y 30	•••	Y210	Y222	Y 234
H L	Output	Input	DI6	Y 7	Y 19	Y 31	•••	Y211	Y223	Y235	
				DI7	Y8	Y 20	Y32	•••	Y212	Y224	Y236
				Dla	Y 9	Y 21	Y33	•••	Y213	Y225	Y237
			Dl9	Y 10	Y 22	Y34	•••	Y 214	Y226	Y238	
				DI10	Y11	Y23	Y35	•••	Y215	Y227	Y239
				DI11	Y12	Y24	Y36	•••	Y216	Y228	Y 240
				Dlo	Y 240	Y228	Y 216	•••	Y36	Y 24	Y 12
				DI1	Y239	Y227	Y 215		Y35	Y23	Y11
				Dl2	Y238	Y226	Y 214		Y34	Y22	Y 10
				Dlз	Y237	Y225	Y213		Y33	Y 21	Y 9
				DI4	Y236	Y224	Y212		Y32	Y 20	Y 8
Н	н	Input	Output	Dls	Y235	Y223	Y 211	•••	Y31	Y 19	Y 7
П		Input	Output	DI6	Y234	Y222	Y 210	•••	Y 30	Y 18	Y6
				DI7	Y233	Y221	Y 209		Y 29	Y17	Y 5
				Dla	Y232	Y220	Y208	•••	Y28	Y 16	Y 4
				Dl9	Y231	Y219	Y 207	•••	Y27	Y 15	Y 3
				DI10	Y230	Y218	Y 206		Y26	Y 14	Y 2
				DI11	Y229	Y217	Y205		Y25	Y 13	Y 1

CONNECTION EXAMPLES OF PLURAL SEGMENT DRIVERS


(a) When SHL = "L"



(b) When SHL = "H"



TIMING CHART OF 4-DEVICE CASCADE CONNECTION



PRECAUTIONS


Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- It is advisable to connect the serial resistor (50 to 100 Ω) or fuse to the LCD drive power Vo of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on DISPOFF function. After that, cancel the DISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level V5 on DISPOFF function. Then disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here.



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage (1)	V DD	V DD	-0.3 to +7.0	V	
	V 0	Vol, Vor	-0.3 to +45.0	V]
Cumply valtage (0)	V 2	V ₂ L, V ₂ R	-0.3 to V ₀ + 0.3	V	
Supply voltage (2)	Vз	V3L, V3R	-0.3 to V ₀ + 0.3	V] , ,
	V 5	V ₅ L, V ₅ R	-0.3 to V ₀ + 0.3	V	1, 2
		DI11-DI0, XCK, LP, SHL, FR,]
Input voltage	VI	MD, EIO1, EIO2, DISPOFF,	-0.3 to VDD + 0.3	l v	
		TEST1, TEST2			
Storage temperature	Tstg		-45 to +125	°C	

NOTES:

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage (1)	V DD	V DD	+2.5		+5.5	V	1,
Supply voltage (2)	V 0	Vol, Vor	+10.0		+42.0	V	1, 2
Operating temperature	Topr		-20		+85	°C	

NOTES:

- 1. The applicable voltage on any pin with respect to Vss (0 V).
- 2. Ensure that voltages are set such that Vss \leq V5 < V3 < V2 < V0.

^{1.} Ta = +25 °C

^{2.} The maximum applicable voltage on any pin with respect to Vss (0 V).

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(Vss = V_5 = 0 \text{ V}, Vdd = +2.5 \text{ to } +5.5 \text{ V}, Vo = +10.0 \text{ to } +42.0 \text{ V}, Topr = -20 \text{ to } +85 ^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		DI11-DI0, XCK, LP, SHL, FR,			0.3V DD	٧	
Input "High" voltage	VIH		MD, EIO1, EIO2, DISPOFF	0.7V DD			٧	
Output "Low" voltage	V OL	IOL = +0.4 mA	FIO4 FIO2			+0.4	٧	
Output "High" voltage	V OH	IOH = -0.4 mA	EIO1, EIO2	V DD - 0 .4			٧	
Input leakage current	ΙLI	$V\text{ss} \leq V\text{I} \leq V\text{DD}$	All input pins			±10.0	μA	
I/O leakage current	ILI/O	$V\text{ss} \leq V\text{I} \leq V\text{DD}$	EIO1, EIO2			±10.0	μA	
		V0 = 40 V			1.0	1.5		
Output resistance	Ron	Vo = 30 V	Y1-Y240		1.5	2.0	kΩ	
		$= 0.5 \text{ V}$ $V_0 = 20 \text{ V}$			2.0	2.5		
Standby current	ISTB		Vss			75.0	μA	1
Supply current (1)	IDD1		V DD			2.4	mA	2
(Non-selection)	וטטו		V UU			2.4	IIIA	
Supply current (2)	Inno		Von			111	m A	3
(Selection)	IDD2		V DD			14.4	mA	3
Supply current (3)	lo		Vol, Vor			2.0	mA	4

NOTES:

- 1. $VDD = +5.0 \text{ V}, V0 = +40.0 \text{ V}, VIH = VDD, VIL = VSS.}$
- 2. VDD = +5.0 V, V0 = +40.0 V, fxcK = 25 MHz, no-load, FI = VDD

The input data is turned over by data taking clock (8-bit parallel input mode).

3. VDD = +5.0 V, V0 = +40.0 V, fxck = 25 MHz, no-load, EI = Vss.

The input data is turned over by data taking clock (8-bit parallel input mode).

4. VDD = +5.0 V, Vo = +40.0 V, fxck = 25 MHz, fLP = 38.4 kHz, fFR = 80 Hz, no-load. The input data is turned over by data taking clock (8-bit parallel input mode).

AC Characteristics

(Mode 1) (Vss = V5 = 0 V, VDD = $+5.0\pm0.5$ V, V0 = +10.0 to +42.0 V, Topr = -20 to +85 °C, the figure in parenthesis applies when Topr1 = -20 to +60 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twck	$t_R, t_F \le 7$ (5) ns	40 (36)			ns	1
Shift clock "H" pulse width	twckh		12			ns	
Shift clock "L" pulse width	twckl		14			ns	
Data setup time	tos		5			ns	
Data hold time	tDH		15			ns	
Latch pulse "H" pulse width	tw LPH		15			ns	
Shift clock rise to latch pulse rise time	tLD		5			ns	
Shift clock fall to latch pulse fall time	tsL		25			ns	
Latch pulse rise to shift clock rise time	tLS		25			ns	
Latch pulse fall to shift clock fall time	t∟н		25			ns	
Enable setup time	ts		5 (4)			ns	
Input signal rise time	tR				50	ns	2
Input signal fall time	tF				50	ns	2
Output delay time (1)	tD	CL = 15 pF			28 (27)	ns	
Output delay time (2)	tPD1	C∟ = 15 pF			1.2	μs	
Output delay time (3)	tPD2	C∟ = 15 pF			1.2	μs	

NOTES:

- 1. Takes the cascade connection into consideration.
- 2. (twck twckh twckl)/2 is maximum in the case of high speed operation.

(Mode 2) (Vss = V_5 = 0 V, V_{DD} = +3.0 to +4.5 V, V_0 = +10.0 to +42.0 V, V_0 = -20 to +85 °C, the figure in parenthesis applies when V_0 = -20 to +60 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twck	tR, tF ≤ 10 ns	66 (60)			ns	1
Shift clock "H" pulse width	twckH		23 (20)			ns	
Shift clock "L" pulse width	twckl		23 (20)			ns	
Data setup time	tDS		10			ns	
Data hold time	t DH		25 (20)			ns	
Latch pulse "H" pulse width	tw LPH		30			ns	
Shift clock rise to latch pulse rise time	tLD		10			ns	
Shift clock fall to latch pulse fall time	tsL		30			ns	
Latch pulse rise to shift clock rise time	tLS		30			ns	
Latch pulse fall to shift clock fall time	t∟H		30			ns	
Enable setup time	ts		12 (10)			ns	
Input signal rise time	tR				50	ns	2
Input signal fall time	tF				50	ns	2
Output delay time (1)	tD	C∟ = 15 pF			44 (40)	ns	
Output delay time (2)	tPD1	C∟ = 15 pF			1.2	μs	
Output delay time (3)	tPD2	C∟ = 15 pF			1.2	μs	

NOTES:

- 1. Takes the cascade connection into consideration.
- 2. (tWCK tWCKH tWCKL)/2 is maximum in the case of high speed operation.

(Mode 3) (Vss = V_5 = 0 V, V_{DD} = +2.5 to +3.0 V, V_0 = +10.0 to +42.0 V, V_0 = -20 to +85 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twck	tʀ, tғ ≤ 10 ns	82			ns	1
Shift clock "H" pulse width	twckh		28			ns	
Shift clock "L" pulse width	twckl		28			ns	
Data setup time	tos		10			ns	
Data hold time	tDH		30			ns	
Latch pulse "H" pulse width	tw LPH		30			ns	
Shift clock rise to latch pulse rise time	t LD		10			ns	
Shift clock fall to latch pulse fall time	tsL		30			ns	
Latch pulse rise to shift clock rise time	tLS		30			ns	
Latch pulse fall to shift clock fall time	tLH		30			ns	
Enable setup time	ts		15			ns	
Input signal rise time	tr				50	ns	2
Input signal fall time	t⊦				50	ns	2
Output delay time (1)	tD	C∟ = 15 pF			57	ns	
Output delay time (2)	tPD1	C∟ = 15 pF			1.2	μs	
Output delay time (3)	tPD2	C _L = 15 pF			1.2	μs	

NOTES:

- 1. Takes the cascade connection into consideration.
- 2. (twck twckh twckL)/2 is maximum in the case of high speed operation.

Timing Chart




Fig. 4 Timing Characteristics (1)




Fig. 5 Timing Characteristics (2)






Fig. 6 Timing Characteristics (3)

SYSTEM CONFIGURATION EXAMPLE





UPILEX is a trademark of UBE INDUSTRIES, LTD..