LH1542

DESCRIPTION


The LH1542 is a 80-output segment driver IC suitable for driving large/medium scale B/W dot matrix LCD panels, and is used in personal information tools. Though the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. When combined with the LH1532 common driver, it can create a low power consuming LCD.

FEATURES

- Number of LCD drive outputs: 80
- Supply voltage for LCD drive: +10.0 to +30.0 V
- Supply voltage for the logic system: +2.5 to +5.5 V
- Shift clock frequency: 8 MHz (MAX.)
- · Low power consumption
- · Low output impedance
- · Adopts a data bus system
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 80 bits of input data
- Line latch circuits are reset when DISPOFF active
- Package: 103-pin TCP (Tape Carrier Package)

80-output LCD Segment Driver IC


PIN CONNECTIONS



PIN DESCRIPTION

SYMBOL	1/0	DESCRIPTION
Y1-Y80	0	LCD drive output
Vol, Vor	-	Power supply for LCD drive
V 2L, V 2R	-	Power supply for LCD drive
V3L, V3R	-	Power supply for LCD drive
V 5L, V 5R	-	Power supply for LCD drive
SHL	I	Input for selecting the reading direction of display data
V DD	-	Power supply for logic system (+2.5 to +5.5 V)
ElO2, ElO1	I/O	Input/output for chip selection
DIo-DI3		Display data input
XCK		Clock input for taking display data
DISPOFF		Control input for output of non-select level
LP		Latch pulse input for display data
FR		AC-converting signal input for LCD drive waveform
TEST1, TEST2		Test mode selection input
Vss	_	Ground (0 V)
	SYMBOL Y1-Y80 V0L, V0R V2L, V2R V3L, V3R V5L, V5R SHL VDD EIO2, EIO1 DI0-DI3 XCK DISPOFF LP FR TEST1, TEST2	SYMBOL I/O Y1-Y80 O V0L, V0R - V2L, V2R - V3L, V3R - V5L, V5R - SHL I VDD - EIO2, EIO1 I/O DI0-DI3 I XCK I DISPOFF I LP I FR I TEST1, TEST2 I

BLOCK DIAGRAM



FUNCTIONAL OPERATIONS OF EACH BLOCK

BLOCK	FUNCTION
	Controls the selection or non-selection of the chip.
	Following an LP signal input, and after the chip selection signal is input, a selection
Active Control	signal is generated internally until 80 bits of data have been read in.
	Once data input has been completed, a selection signal for cascade connection is
	output, and the chip is non-selected.
SP Conversion &	Data is retained until 8 bits have been completely input, after which they are put on the
Data Control	internal data bus 8 bits at a time.
	Selects the state of the data latch which reads in the data bus signals. The shift direction
Data Latch Control	is controlled by the control logic. For every 16 bits of data read in, the selection signal
	shifts one bit based on the state of the control circuit.
	Latches the data on the data bus. The latch state of each LCD drive output pin is
Data Latch	controlled by the control logic and the data latch control; 80 bits of data are read in 10
	sets of 8 bits.
Line Latch	All 80 bits which have been read into the data latch are simultaneously latched at the
Line Lateri	falling edge of the LP signal, and are output to the level shifter block.
Level Shifter	The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to
Level Stiller	the driver block.
4-Level Driver	Drives the LCD drive output pins from the latch data, and selects one of 4 levels (Vo, V2,
4-Level Dilvel	V ₃ or V ₅) based on the FR and DISPOFF signals.
	Controls the operation of each block. When an LP signal has been input, all blocks are
Ot -	reset and the control logic waits for the selection signal output from the active control
Control Logic	block. Once the selection signal has been output, operation of the data latch and data
	transmission is controlled, 80 bits of data are read in, and the chip is non-selected.
Test Circuit	The circuit for testing. During normal operation, it isn't activated.

INPUT/OUTPUT CIRCUITS




Fig. 1 Input Circuit




Fig. 2 Input/Output Circuit




Fig. 3 LCD Drive Output Circuit

FUNCTIONAL DESCRIPTION

Pin Functions

SYMBOL	FUNCTION
V DD	Logic system power supply pin, connected to +2.5 to +5.5 V.
Vss	Ground pin, connected to 0 V.
Vol, Vor	Bias power supply pins for LCD drive voltage
Vol., Voh V2L, V2R	Normally use the bias voltages set by a resistor divider.
V2L, V2R V3L, V3R	• Ensure that voltages are set such that Vss ≤ V5 < V3 < V2 < V0.
V ₃ L, V ₃ R V ₅ L, V ₅ R	• ViL and ViR (i = 0, 2, 3, 5) must connect to an external power supply, and supply regular
Vol, Von	voltage which is assigned by specification for each power pin.
	Input pins for display data
DI3-DIo	Input data into the 4 pins, DI3-DIo.
DI3-DI0	Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT
	PINS" in Functional Operations.
XCK	Clock input pin for taking display data
ACK	Data is read at the falling edge of the clock pulse.
LP	Latch pulse input pin for display data
LF	Data is latched at the falling edge of the clock pulse.
	Input pin for selecting the reading direction of display data
	When set to Vss level "L", data is read sequentially from Y80 to Y1.
SHL	When set to VDD level "H", data is read sequentially from Y1 to Y80.
	Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT
	PINS" in Functional Operations.
	Control input pin for output of non-select level
	The input signal is level-shifted from logic voltage level to LCD drive voltage level, and
	controls the LCD drive circuit.
	When set to Vss level "L", the LCD drive output pins (Y1-Y80) are set to level V5.
DISPOFF	When set to "L", the contents of the line latch are reset, but the display data in the data latch
DISCOLL	are read regardless of the condition of DISPOFF. When the DISPOFF function is canceled,
	the driver outputs non-select level (V2 or V3), then outputs the contents of the data latch at
	the next falling edge of the LP. At that time, if DISPOFF removal time does not correspond to
	what is shown in AC characteristics, it can not output the reading data correctly.
	Table of truth values is shown in "TRUTH TABLE" in Functional Operations.
	AC signal input pin for LCD drive waveform
	The input signal is level-shifted from logic voltage level to LCD drive voltage level, and
	controls the LCD drive circuit.
FR	Normally it inputs a frame inversion signal.
	The LCD drive output pins' output voltage levels can be set using the line latch output
	signal and the FR signal.
	Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

SYMBOL	FUNCTION
	Input/output pins for chip selection • When SHL input is at Vss level "L", EIO1 is set for output, and EIO2 is set for input. • When SHL input is at VDD level "H", EIO1 is set for input, and EIO2 is set for output. • During output, set to "H" while LP • XCK is "H", and after 80 bits of data have been read, set
EIO1 EIO2	to "L" for one cycle (from falling edge to falling edge of XCK), after which it returns to "H". • During input, the chip is selected while EI is set to "L" after the LP signal is input. The chip is non-selected after 80 bits of data have been read. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
TEST1	Test mode selection pins
TEST2	During normal operation, fix to Vss level "L".
Y1-Y80	 LCD drive output pins Corresponding directly to each bit of the data latch, one level (Vo, V2, V3, or V5) is selected and output. Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

Functional Operations

TRUTH TABLE

FR	LATCH DATA	DISPOFF	LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y80)
L	L	Н	V3
L	Н	Н	V 5
Н	L	Н	V ₂
Н	Н	Н	Vo
Х	Х	L	V 5

NOTES:

- Vss \leq V5 < V3 < V2 < V0, L : Vss (0 V), H : VDD (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.
 There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.
 Supply regular voltage which is assigned by specification for each power pin.

RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS

(a) 4-bit Parallel Input Mode


SHL	EIO ₁	EIO2	DATA	NUMBER OF CLOCKS													
SIL EIOI	EIO2	INPUT	20 CLOCK	19 CLOCK	18 CLOCK		з сьоск	2 CLOCK	1 CLOCK								
			Dlo	Y1	Y 5	Y 9	•••	Y69	Y73	Y77							
Ι,		1	DI1	Y 2	Y6	Y 10	•••	Y 70	Y74	Y78							
L Output	Input	Dl2	Y 3	Y 7	Y11	•••	Y71	Y 75	Y 79								
											Dlз	Y4	Y8	Y12	•••	Y72	Y 76
			Dlo	Y 80	Y 76	Y72	•••	Y12	Y8	Y4							
l la la manda		DI1	Y 79	Y 75	Y71	•••	Y11	Y 7	Y 3								
Н	Input	Output	Dl2	Y78	Y 74	Y 70		Y 10	Y6	Y ₂							
			Dlз	Y77	Y73	Y69		Y 9	Y 5	Y1							

NOTE:


• L: Vss (0 V), H: VDD (+2.5 to +5.5 V)

CONNECTION EXAMPLES OF PLURAL SEGMENT DRIVERS


(a) When SHL = "L"



(b) When SHL = "H"



TIMING CHART OF 4-DEVICE CASCADE CONNECTION



PRECAUTIONS


Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- It is advisable to connect the serial resistor (50 to 100 Ω) or fuse to the LCD drive power Vo of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on DISPOFF function. After that, cancel the DISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level Vs on DISPOFF function. Then disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here.



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage (1)	V DD	V DD	-0.3 to +7.0	V	
	V 0	Vol, Vor	-0.3 to +32.0	V	
Supply voltage (2)	V 2	V ₂ L, V ₂ R	-0.3 to V ₀ + 0.3	V	
	V 3	V 3L, V 3R	-0.3 to V ₀ + 0.3	V] , ,
	V 5	V ₅ L, V ₅ R	-0.3 to V ₀ + 0.3	V	1,2
Input voltage	Vı	DI3-DI0, XCK, LP, SHL, FR, EIO1, EIO2, DISPOFF, TEST1, TEST2	-0.3 to VDD + 0.3	V	
Storage temperature	Tstg		-45 to +125	°C	

NOTES:

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	SYMBOL APPLICABLE PINS		TYP.	MAX.	UNIT	NOTE
Supply voltage (1)	V DD	V DD	+2.5		+5.5	V	1 2
Supply voltage (2)	V 0	Vol, Vor	+10.0		+30.0	V	1, 2
Operating temperature	Topr		-20		+85	°C	

NOTES:

- 1. The applicable voltage on any pin with respect to Vss (0 V).
- 2. Ensure that voltages are set such that Vss \leq V5 < V3 < V2 < V0.

^{1.} Ta = +25 °C

^{2.} The maximum applicable voltage on any pin with respect to Vss (0 V).

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(Vss = V5 = 0 \text{ V}, VDD = +2.5 \text{ to } +5.5 \text{ V}, Vo = +10.0 \text{ to } +30.0 \text{ V}, TOPR = -20 \text{ to } +85 ^{\circ}C)$

PARAMETER	SYMBOL	CON	DITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	Vı∟			DI3-DI0, XCK, LP, SHL,			0.2V DD	٧	
Input "High" voltage	VIH			FR, EIO1, EIO2, DISPOFF	0.8V DD			٧	
Output "Low" voltage	V OL	Iol =	+0.4 mA	FIO4 FIO9			+0.4	٧	
Output "High" voltage	V OH	Іон =	-0.4 mA	EIO1, EIO2	V DD – 0 .4			٧	
Input leakage current	ILI	Vss ≤	$ V \leq V$	All input pins			±10.0	μΑ	
I/O leakage current	Ili/O	Vss ≤	$ V \leq V_{DD}$	EIO1, EIO2			±10.0	μΑ	
Output resistance Ron		ΔVοΝ	Vo = 30 V	Y1-Y80		1.0	1.5	kΩ	
	Ron	Ι' '	Vo = 20 V			1.5	2.0		
		= 0.5 V	Vo = 10 V			2.0	3.0		
Standby current	ISTB			Vss			50.0	μΑ	1
Supply current (1)	IDD1	V D	D = 3 V	V DD			0.6	mA	2
(Non-selection)	וטטו	V D	D = 5 V	טט י			1.0	IIIA	
Supply current (2)	IDD2	V D	D = 3 V	V DD			3.0	mA	3
(Selection)	1002	V D	D = 5 V	טטע			5.0	IIIA	٥
Supply current (3)	lo	·		Vol, Vor			1.0	mA	4

NOTES:

- 1. $VDD = +5.0 \text{ V}, V0 = +30.0 \text{ V}, VIH = VDD, VIL = VSS.}$
- 2. Vo = +30.0 V, fxck = 6.15 MHz, no-load, EI = VDD.

 The input data is turned over by data taking clock (4-bit parallel Input mode).
- 3. Vo = +30.0 V, fxck = 6.15 MHz, no-load, EI = Vss.

 The input data is turned over by data taking clock (4-bit parallel input mode).
- 4. VDD = +5.0 V, Vo = +30.0 V, fxck = 6.15 MHz, fLP = 19.2 kHz, fFR = 80 Hz, no-load. The input data is turned over by data taking clock (4-bit parallel input mode).

AC Characteristics

 $(Vss = V_5 = 0 \text{ V}, VdD = +2.5 \text{ to } +5.5 \text{ V}, Vo = +10.0 \text{ to } +30.0 \text{ V}, Topr = -20 \text{ to } +85 ^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twck	tR, tF ≤ 11 ns	125			ns	1
Shift clock "H" pulse width	twckH		51			ns	
Shift clock "L" pulse width	twckl		51			ns	
Data setup time	tos		40			ns	
Data hold time	tDH		30			ns	
Latch pulse "H" pulse width	tw LPH		51			ns	
Shift clock rise to latch pulse rise time	t LD		0			ns	
Shift clock fall to latch pulse fall time	tsL		51			ns	
Latch pulse rise to shift clock rise time	tLS		51			ns	
Latch pulse fall to shift clock fall time	t LH		51			ns	
Enable setup time	ts		30			ns	
Input signal rise time	tr				50	ns	2
Input signal fall time	t⊧				50	ns	2
DISPOFF "L" pulse width	twoL		1.2			μs	
DISPOFF removal time	trem		100			ns	
Output delay time (1)	tD	CL = 15 pF			80	ns	
Output delay time (2)	tPD1	CL = 15 pF			1.2	μs	
Output delay time (3)	tPD2	C∟ = 15 pF			1.2	μs	
Output delay time (4)	tPD3	C∟ = 15 pF			1.2	μs	

NOTES:

- 1. Takes the cascade connection into consideration.
- 2. (twck twckh twckL)/2 is maximum in the case of high speed operation.

Timing Chart




Fig. 4 Timing Characteristics (1)




Fig. 5 Timing Characteristics (2)




Fig. 6 Timing Characteristics (3)






Fig. 7 Timing Characteristics (4)

SYSTEM CONFIGURATION EXAMPLE





UPILEX is a trademark of UBE INDUSTRIES, LTD..