# H1855 H1855C



# 1800 CMOS Microprocessor Family Multiply/Divide Unit

## SEMICONDUCTOR DIVISION Industrial Electronics Group

## **DESCRIPTION**

Hughes 1855 is an 8 bit mode programmable multiply/divide unit which can be used to greatly increase the capabilities of 8 bit microprocessors. The 1855 interfaces directly to the 1802 microprocessor via the N-lines and can easily be configured to fit in either the memory or I/O space of generalized 8 bit microprocessors. The 1855 performs multiply and divide operations on unsigned, binary operators. It saves considerable memory space and execution time over the same functions as performed by coded multiply and divide software subroutines.

Add and shift right operations and subtract and shift left operations are used for multiply and divide functions respectively. The 1855 is cascadable up to 4 units for 32 x 32 bit multiply or  $64 \div 32$  bit divide functions.

The 1855 operates over a 4-10.5 voltage range while the 1855C operates over a 4-6.5 voltage range. The 1855 is available in a 28 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form are available upon request.


#### **FEATURES**

- Static silicon gate CMOS circuitry
- Interfaces directly to 1802A microprocessor without additional components.
- Easy interface to general 8 bit microprocessors.
- Low power dissipation
- Single non-critical voltage supply

- Cascadable up to 4 units for 32 bit by 32 bit multiply or 64 ÷ 32 bit divide
- 8 bit by 8 bit multiply or 16 ÷ 8 bit divide in 5 μs at 5V or 2.5 μs at 10V typical
- Significantly increased throughput of μp used for arithmetic calculations.

# SYSTEM INTERCONNECT Typical 1800 System with 1855

#### PIN CONFIGURATION



# **ABSOLUTE MAXIMUM RATINGS**

DC Supply-Voltage Range, (VCC, VDD)

(All Voltage Values referenced to VSS Terminal)

ACC < ADD:

1855 .....-0.5 to + 13 Volts 1855C ..... -0.5 to + 7 Volts

Input Voltage Range, all inputs . . . . . . -0.5 to V<sub>DD</sub> + 0.5 Volts

DC Input Current, any one input ..... ± 10mA

Operating-Temperature Range (TA)

Plastic Package ..... -40 to + 85°C Ceramic Package ..... -55 to + 125°C Storage Temperature Range (Tstg) .... -65 to + 150°C NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# OPERATING CONDITIONS at TA = Full Package Range

OPERATING CONDITIONS at 14			Land Steel and Landston		
	Nys Adka	ar di Pili	Ma e		
A Control of the Cont	Sept. 1 - 17, 1445	AND DEPOSITOR			44.0
CICARON IN MARKET				- 10 Carlo (10 C	Salar Design Prints
Construction of bearing and the con-					
	Average Trades of Sciences	10.5	4	6.5	
DC Operating Voltage Range	4	10.5			V
	Vss	VDD	Vss	V <sub>DD</sub>	
Input Voltage Range					

STATIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to + 85°.

ATIC ELECTRICAL	UNARA			Secolar Sec		عندل ب	<b>38</b> .	and and sales	axide (A)	
paper a caracter report	( 69	La de la compansión de la La compansión de la compa	10.2				Table 1842	HEREC T	Barrier Co.	and the
POR CILERRICS	Y0		***	100	146.1	Mary.	104	Typ.1	<b>Des</b>	
Quiescent Device	-	0, 5	5	_	0.01	50		0.02	200	μΑ
Current, IDD		0, 10	10	_	1	200				
Output Low (Sink)	0.4	0, 5	5	1.6	3.2	-	1.6	3.2		
· · ·	0.5	0, 10	10	2.6	5.2	_	_	-		mA
Current, IOL	4.6	0, 5	5	1.15	2.3	-	1.15	2.3		
Output High (Source)		0, 10	10	2.6	5.2	_		-	_	
Current, IOH	9.5		5		0	0.1	_	0	0.1	
Output Voltage		0, 5	10		0	0.1	_	-	_	
Low-Level, VOL <sup>2</sup>		0, 10		4.9	5	_	4.9	5		
Output Voltage		0, 5	5	+	10		_	_	-	v
High-level, VOH <sup>2</sup>		0, 10	10	9.9	10	1.5			1.5	1
input Low	0.5, 4.5		5			3		_		1
Voltage, VIL	0.5, 9.5		10		ļ		3.5			1
Input High	0.5, 4.5		5		3.5	+	3.5			1
Voltage, VIH	0.5, 9.5		10		7		ļ — — —	+ 10-4		-
Input Current,	_	0, 5	5		+ 10-4	+1		+ 10 -	+1	-
liN		0, 10	10		± 10 <sup>-4</sup>	<u>+1</u>				μΔ
3-State Output Leakage	0, 5	0, 5	5		-	+ 15			<u>+ 15</u>	-
Current, IOUT	0, 10	0, 10	10			<u>+</u> 15			-	-
Operating Current,	<u> </u>	0, 5	5	-	2	5		2	5	m/
IDD3	_	0, 10	10		4	10			ļ	
Input Capacitance, C <sub>IN</sub>	_		_		5	7.5	-	5	7.5	pf
Output Capacitance, COUT	-	-	-	_	10	15	_		15	

Notes: 1. Typical values are to TA = + 25°C and nominal voltage.

2. IOL = 1 µA.

<sup>3.</sup> Operating current measured in a 1802A at 2 MHz with outputs floating.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to + 85 °C, $V_{DD} \pm 5\%$ t<sub>r</sub>, t<sub>f</sub> = 20ns, $V_{IH}$ = 0.7 $V_{DD}$ , V<sub>IL</sub> = 0.3 V<sub>DD</sub>, C<sub>L</sub> = 100 pF (See Timing Diagram)

CONTRACTOR (	<b>Profit</b> is	<b>198</b>	F				iatec Typ.2		UN
WRITE CYCLE					A STATE OF THE STA		1 172	Plan.	
Minimum Clear Pulse Width	,	5	-	50	75	1	50	76	
	CLR	10		25	40	<del> </del>		75	
Minimum Write Pulse Width		5		150	225	<del>-</del>	150	225	
	tww	10		75	115		130	225	
Minimum Data-In Setup		5		-75	0		-76	<del></del>	
	tosu tosu	10		-40	0	<del> </del>	<sup>-75</sup>	0	
Minimum Data-In Hold		5		50		+			'
William Data-III Hold	tDH	10		25	75	<del>-</del>	50	75	
		5	<del>                                     </del>		40	<del></del>			
Minimum Address to Write Setup	<sup>t</sup> ASU	10	+	50	75	-	50	75	
		+		25	40			:	
Minimum Address after Write Hold	¹AH	5	-	50	75		50	75	
READ CYCLE		10		25	40	_	-	-	
		т——	·						
CE to Data Out Active	t <sub>CDO</sub>			200	300	-	200	300	
		10	_	100	150	_	-		
CE to Data Access	<sup>†</sup> CA	5	-	300	450	_	300	450	
	J	10	-	150	225	_	-		
Address to Data Access	t <sub>AA</sub>	5		300	450		300	450	
	'AA	10	_	150	225			430	
Data Out Hold After CE		5	50	150	225	50	150		
	†DOH	10	25	75	115	- 50		225	
Data Out Hold After Read		5	50	150	225	50			
and Sal Hold Allel Head	нод*	10	25	75	115	30	150	225	-
Bond to Date O		5		200	<del></del>				
Read to Data Out Active	<sup>†</sup> RDO	10			300		200	300	
		5		100	150	-			
Read to Data Access	<sup>t</sup> RA	10		200	300	-	200	300	
	<del> </del>	- +		100	150	-		-	
Strobe to Data Access	<sup>t</sup> SA	5	50	200	300	50	200	300	
		10	25	100	150			-	
Minimum Strobe Width	¹sw	5		150	225		150	225	
OPERATION TIMING		10		75	115			_	
		·							
Maximum Clock Frequency <sup>3</sup>	*CF	5	3	4	-	3	4		
	ļ	10	- 6	8					MH
Maximum Shift Frequency		5	1.5	2	_	1.5	2		, VIII
1 Device)4	<sup>t</sup> SF	10	3	4					
Vinimum Clock Width	<sup>t</sup> CLK0	5		100	150				_
STATE OF STA	tCLK1	10		50	75		100	150	ns
Annua Cia-La		5	+	250		— <u> </u>			
M:nimum Clock Period	†CLK	10			333		250	333	
	<del></del>	5		125	167				
Clock to Shift Prop. Delay	t <sub>CSH</sub>	10		200	300	-	200	300	
	<del> </del>			100	150			_	
Ainimum C.I to Shift Setup	tsu	5		50	67		50	67	
	·	10		25	33	-	-	-	
O from Shift Prog. Delay	<sup>t</sup> PLH	5		450	600		450	600	
	t <sub>PHL</sub>	10	-	225	300				
finimum C.I. from Shift Hold	t <sub>H</sub>	5		50	75		50	75	
22	ļ	10	-	25	40				
Minimum Register Input Setup	¹su	5	- 1	20	10		-20	10	ns
	.90	10	-	10	10				
egister after Shift Prop Delay	<sup>†</sup> PLH	5		400	600				
	<sup>t</sup> PHL	10	-	200	300		400	600	
Inimum Register after Shift Hold		5		50	100				
	'н	10					50	100	
	t <sub>PLH</sub>	5		100	50				
	'PLH			100	150		100	150	
O from C.I. Prop. Delay	t <sub>PHI</sub>	10	_						
O from C.I. Prop. Delay	t <sub>PHL</sub>	10 5		50 80	75 120		80		


Notes

I Maximum limits of minimum characteristics are the values above which all devices function.

I Typical values are for T<sub>A</sub> = + 25°C and nominal voltages.


Clock frequency and pulse width are given for systems using the internal clock option of the 1855. Clock frequency equals shift frequency for systems not using the internal clock option.

Shift period for cascading of devices is increased by an amount equal to the C.O. to C.I. Prop. Delay for each device added.




TIMING DIAGRAMS H1855/1855C

#### **Write Timing And Operation Timing**



**Read Timing** 



#### **CONTROL TRUTH TABLE**

		INPL	( <b>195</b>			
en.	RA2 (H2)	RA 1 (N 1)	9A0 (N0)			CUCHONSE"
	V	· · · · · · · · · · · · · · · · · · ·	X	X	X	NO ACTION (BUS FLOATS)
0	· ^	Ŷ	x	X	×	NO ACTION (BUS FLOATS)
X	0	, ·	Ô	1	×	X TO BUS INCREMENT SEQUENCE
1	1	0	1	1	×	Z TO BUS COUNTER WHEN
1	]	0	,	1	l x	Y TO BUS STB AND RD = 1
1	1	1	1	1	X	STATUS TO BUS
1	1		,	Ö	1	LOAD X FROM BUS ) INCREMENT
1	1	0	1	0	1	LOAD Z FROM BUS > SEQUENCE
1	1	) 0		0	1	LOAD Y FROM BUS COUNTER
1	1	1	"	J 2	1	LOAD CONTROL REGISTER
1	1	1	1 1	) 0	0	NO ACTION (BUS FLOATS)
1	1	X	<u> </u>	1		

<sup>\*( ) = 1800</sup> system signals. 1 = High Level, 0 = Low Level, X = High Level or Low Level

# REGISTER BIT ASSIGNMENT CONTROL/REGISTER BIT ASSIGNMENT

	and the same of the same of		era Filippin		
SHIFT RATE SELECT	COUNTRY COUNTRY COUNTRY	OF MOS	PERSONAL PROPERTY.	Hesery Grants 2 ress	OPERATION
0 = Clock	1 = Reset	00 = Four 1855's	1 = Reset Y register	1 = Reset Z register	00 = No Operation (except reset controls)
frequency	counters	01 = Three 1855's		_	01 = Multiply
1 = Select option*		10 = Two 1855's			10 = Divide
		11 = One 1855			11 = Invalid State

<sup>\*</sup>Select shift rate option:

One 1855 = shift rate = clock frequency ÷ 2

Two 1855's = shift rate = clock frequency ÷ 4

Three or four 1855's = shift rate = clock frequency ÷ 8

# STATUS REGISTER BIT ASSIGNMENT

	7	6	5	4	3	2	1	0
BIT							0	OF
Output	0 '	0	0	0	0	0	<u> </u>	0.1.

O.F. = 1 if overflow (only valid after a divide has been done).

#### **FUNCTIONAL DESCRIPTION**

The 1855 performs an 8N-bit by 8N-bit multiply with a 16N-bit results and 16N bit by 8N-bit divide yielding an 8N-bit result plus an 8 bit remainder. The N represents the number of cascaded 1855s from 1 through 4. All operations require 8N + 1 shift pulses.

The 1855 contains X, Y and Z registers for loading the operands and saving the results, the control register for initializing the multiply or divide operation, and a status register for storing an overflow flag. There are two register address lines (RA 0-RA 1) provided to select the appropriate register for loading or reading. The RD/WE and STB lines are used in conjunction with the RA lines to determine the exact MDU response (see Control Truth Table).

When multiple MDUs are cascaded, the loading of each register is done sequentially. The first selection of any register loads the most significant 1855, the second loads the next significant and so on. Registers are also read out sequentially. This is accomplished by internal counters on each 1855 which are decremented by STB during each register selection. When the counter matches the chip number (CN 1, CN 0 lines), the device is selected. These counters must be cleared with a clear pulse on pin 2 or with bit 6 in the control word (See Control Register Bit Assignment Table) in order to start each sequence of accesses with the most significant device.

The 1855 has a built-in clock prescaler which can be selected via bit 7 on the control register. The prescaler may be necessary in cascaded systems operating at high frequencies or in systems where a suitable exact frequency is not available. This need is to provide for propagation delay of the carry output signal. Without the prescaler select, the shift frequency is equal to the clock input frequency. With the prescaler selected, the rate depends on the number of MDUs as defined by bits 4 and 5 of the control word. For one MDU, the clock frequency is divided by two; the two MDUs the clock frequency is divided by four and for three or four MDUs the clock frequency is divided by eight.

#### **OPERATION**

#### A. Initialization and Controls:

The 1855 must be cleared by a low signal input on pin 2 during power on. This prevents bus contention problems at YL, YR and ZL, and ZR terminals. It also resets the sequence counters and shift pulse generator.

Prior to loading any other registers, the control register must be loaded to specify the number of 1855s being cascaded. Once the number of devices has been specified and sequence counters cleared with a clear pulse or bit 6 of the control word, the X, Y and Z registers can be loaded as defined in the control truth table. Registers can be loaded in any sequence. Successive loads to a given register will always proceed sequentially from the most significant byte to the least significant byte as described previously. Resetting the sequence counters selects the most significant MDU. In a four MDU system, loading all MDUs results in the sequence counter pointing to the first MDU again while in all other configurations it must be reset prior to each series or register reads or writes.

#### **OPERATION**, cont.

#### **B. Multiply Operation:**

$$(X) \times (Z) + (Y) \Rightarrow (Y) (Z);$$
 (X) unchanged

The two numbers to be multiplied are loaded in the X and Z registers. The result will be in the Y and Z register with Y being the more significant half and Z the less significant half. The X register will be unchanged after the operation is completed.

The original contents of Y register are added to the product of X and Z. Bit 3 of the control word will reset register Y to zero if desired.

#### C. Divide Operation:

$$\frac{(Y)(Z)}{(X)}$$
  $\Rightarrow$  (Z) = quotient, (Y) = remainder;  $\overline{C.O.}/\overline{O.F.}$  in status byte.

The divisor is loaded into the X register. The dividend is loaded in the Y and Z registers with the more significant half in the Y register and less significant half in the Z register. The X register will be unaltered by the operation. The quotient will be in the Z register while the remainder will be in the Y register. An overflow will be indicated by the  $\overline{C.O./O.F.}$  of the most significant MDU and can also be determined by reading the status byte.

The overflow indicator will be set at the start of the divide operation if the resultant will exceed the size of the Z register (8N-bits).

The Z register can be reset using bit 2 of the control word and another divide can be performed in order to further divide the remainder.


## **Programming Examples:**

Connection to an 1802A Microprocessor in direct I/O mode (N lines connected to R inputs).


FΦF1₁	6 X 2D3C16 Multiply	Divide	B4A5968516
DI # • • • • • • • • • • • • • • • • • •	R <sub>2</sub> = 1ΦΦΦ  Load control word with 2 MDUs and reset/sequence counters. Load MSB of X reg.	LDI #ΦΦ PLO R2 LDI #2Φ PHI R2 OUT 7, #60 OUT 6, #B4 OUT 6, #A5	ontrol word pister (Y) = BYA5
OUT 4, #E1 } OUT 5, #2D } OUT 5, #3C } OUT 7, #69	Load LSB of X reg. (X) = FΦE1 Load MSB of Z reg. Load LSB of Z reg. (Z) = 2D3C Load control word with 2 MDUs, res reg and seq counters and do multipl operation	OUT 5, #85	gister (Z) = 9685 gister (X) = 4F3 control word for divide function ent for z register to mem.
SEX R2 INP 6; IRX INP 6; IRX INP 5; IRX INP 5; IRX	MSB of results from Y reg. to Location 14 4 4 and 14 4 1 LSB of result from Z reg. to Location 14 4 2 and 14 4 3	INP 5: IRX 2000	, 2ФФ3 nder from y register to mem.

APPLICATION H1855/1855C

(A) Cascading 3 MDUs in 1802A system with MDU being accessed as an I/O port.



(B) Interfacing the 1855 to 8085 microprocessor as an I/O device.



#### SIGNAL DESCRIPTION

CE - CHIP ENABLE (Input):

A high on this pin enables the 1855 MDU to respond to the select lines. All cascaded MDUs must be enabled together. CE also controls the three state  $\overline{\text{C.O.}}/\overline{\text{O.F.}}$  output of the most significant MDU.

Clear (Input):

The 1855 MDU(s) must be cleared upon power on with a low on this pin. The clear signal resets the sequence counters, the shift pulse generator, and bits 0 and 1 of the control register.

CTL-Control (Input):

This is an input pin. All CTL pins must be wired together and to the YL of the most significant 1855 MDU and the ZR of the least significant 1855 MDU. This signal is used to indicate whether the registers are to be operated on or only shifted.

C.O./O.F. — Carry Out/Over Flow (Output):

The three state 1855 Carry Out signal is connected to CI (Carry-In) of the next more significant 1855 MDU, except on the most significant MDU. On that MDU it is an overflow indicator and is enabled when a chip enable is true. A low on this pin indicates that an overflow has occurred. The overflow signal is latched each time the control register is loaded, but is only meaningful after a divide command.

YL, YR — Y-Left, Y-Right:

These are three state bi-directional pins for data transfer between the Y registers of cascaded 1855 MDUs. The YR pin in an output and YL is an input during a multiply and the reverse is true at all other times. The YL pin must be connected to the YR pin of the next more significant MDU. An exception is the YL pin of the most significant MDU must be connected to the ZR pin of the least significant MDU and the CTL pins of all MDU's. Also the YR pin of the least significant MDU is tied to the ZL pin of the most significant MDU.

ZL, ZR — Z-Left, Z-Right:

These are three state bi-directional pins for data transfers between the Z registers of cascaded MDUs. The ZR pin is an output and ZL is an input during a multiply and the reverse is true at all other times. the ZL pin must be tied to the YR pin of the next most significant MDU. An exception is the ZL pin of the most significant MDU must be connected to the YR pin of the lest significant MDU. Also, the ZR pin of the least significant MDU is tied to the YL of the most significant MDU.

Shift - Shift Clock:

This is a three state bi-directional pin. It is an output on the most significant MDU and an input on all other MDUs. It provides the MDU system's timing pulses. All Shift pins must be connected together for cascaded operation. A maximum of the 8N + 1 shifts are required for an operation where N equals the number of MDU devices cascaded.

Clk - Clock (Input):

This pin should be grounded on all but the most significant MDU. There is an optional reduction of clock frequency available on this pin, if so desired, controlled by bit 7 of the control byte.

Stb - Strobe (Input):

When RD/WE, low data, is latched from bus lines on the falling edge of this signal, it may be asynchronous to the clock. Strobe also increments the selected register's sequence counter during reads and writes. TPB would be used in 1802A systems.

RD/WE — Read/Write Enable (Input):

This signal defines whether the selected register is to be read from or written to. In the 1802A systems use MRD if MDUs are addressed as I/O devices; MWR is used if MDUs are addressed as memory devices.

## RAФ, RA 1, RA 2 — Register Address (Input):

These input signals define which register is to be read from or written to. It can be seen in the Control Truth Table that RA 2 can be used as a chip enable. It is identical to the CE pin, except only CE controls the tristate  $\overline{\text{C.O.}}/\overline{\text{O.F.}}$  on the most significant MDU. In the 1802A systems use N lines if MDUs are used as I/O devices; use address lines or function of address lines if MDUs are used as memory devices.

#### VSS - Ground:

Power supply line.

## BUS 0 - BUS 7 - Bus Lines:

Three state bidirectional bus for direct interface with 1802A series and other 8-bit microprocessors.

#### Z<sub>R</sub> — Z-Right:

See signal Z

#### YR — Y-Right:

See signal Y

### CI-Carry-In (Input):

This is an input for the carry from the next less significant MDU. On the least significant MDU, it must be high (VDD) on all others and connected to the  $\overline{CO}$  pin of the next less significant MDU.

## CNФ, CN 1 — Chip Number (Input):

These two input pins are wired high or low to indicate the MDU position in the cascaded chain. Both are high for the most significant MDU regardless of how many 1855 MDUs are used. Then CN 1 = high and CN 0 = low for the next MDU and so forth.

#### **VDD** — V+:

Power supply line.