E128VH, E500H Ultra High Performance ECL ASICs

DESCRIPTION

The Fujitsu Ultra High Performance E128VH and E500H ASICs offer the highest speed performance available from any Fujitsu ASIC with signal frequencies up to 5 GB/s. Gate delays of 40 ps are specified for the E128VH. The performance of the I/O buffers is equally impressive. Typical edge rates for the E128VH are specified at 55 ps for the rising edge and 45 ps for the falling edge.

DATA SHEET

Developed to meet the need for a high-speed small circuit device with simplified design procedure and speedy turnaround, the Ultra High Performance Series ASICs are Fujitsu turnkey designs that use customer-provided performance specifications and logic functions. Device level simulation can be performed using SPICE.

The Ultra High Performance ASICs consist of a range of up to 500 equivalent gates, each made up of basic cells which may be designed into functional logic blocks with single-ended or differential outputs.

Basic Cell	Equivalent Gate Count
AND or 2:1 multiplexer	3 gates
Flip-flop with Set and Reset	8 gates
Latch or EXOR	5 gates
OR/NOR	1 gate

The maximum equivalent gate count for any basic cell is eight gates. Eight basic cells form a major cell.

GENERAL FEATURES

- Simplified implementation of customer-specified functions
- Device-level circuit simulation with SPICE
- Internal gate propagation delay = 65 ps (typ. single ended output) 40 ps (typ. differential output)
- Fast rise/fall times
- Power/speed tradeoffs
- Minimum jitter
- High-speed signals (up to 5 GB/s)

E128VH FEATURES

- 128 equivalent gates
- 26 I/O pins (maximum 8 outputs)
- V_{CC} = 6 pins, V_{FF} = 2 pins

- Conductive cooling
- Up to 5 GB/s

E500H FEATURES

- 504 equivalent gates
- 40 I/O pins

- V_{CC} = 14 pins, V_{EE} = 8 pins
- Up to 3 GB/s

ELECTRICAL CHARACTERISTICS

FLEXIBLE OUTPUTS

I/O Buffer	Power Supply		ply	I/O Buffer	Power Supply		
(Pseudo ECL supported upon request)	+5 V	0 V	_	ECL Level		0 V	-5.2 V

ELECTRICAL CHARACTERISTICS (Continued)

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{EE}	-60 to 0	V
Input Voltage	V _{IN}	-3.0 to 0	V
Output Current	Гоит	-50	mA
Operating Temperature	T _C	-40 to +125	°C
Storage Temperature	T _{STG}	−55 to +150	°C

Note:

Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of the data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Rating	Series	Symbol	Condition
Power Supply Voltage	10KH		–5.2 V ±–5%
	100K	V _{EE}	-4.5 V ±-0.3%
Terminal Voltage	10KH, 100K	V _T	−2.0 V ±5%
Output Terminating Resistance	10KH, 100K	R _T	50 Ω
Input Terminating Resistance	10KH, 100K	R _{Tin}	50 Ω
Operating Temperature	10KH, 100K	T _C	−40 to +85°C

ELECTRICAL CHARACTERISTICS (Continued)

DC CHARACTERISTICS (10 KH)

Recommended operating conditions unless otherwise specified

 V_{CC} = GND, V_{EE} = 5.2 V

The state of the s			т		Value		
Parameter	Symbol	Condition	T _C (°C)	Minimum	Typical	Maximum	Unit
			-40	-1.10	ŀ	-0.89	
			0	-1.04	-	-0.84	
Output High Voltage	V _{OH}		25	-1.00	-0.92	-0.81	V
			75	-0.94	-	-0.735	
		V _{IN:} V _{IH} or V _{IL}	85	-0.93	1	-0.72	
		Output connected to -2.0 V thru 50 Ω	- 40	− 1.95	-	-1.63	
		10 2.0 1 1110 00 11	0	-1.95	-	-1.63	
Output Low Voltage	V _{OL}		25	-1.95	-1.75	-1.63	\ \ \
			75	-1.95	_	-1.60	
			85	-1.95	_	-1.595	
			-4 0	-1.21	_	-0.89	
			0	-1.17		-0.84	
Input High Voltage	V _{IH}		25	-1.13	_	-0.81	
			75	-1.07	_	-0.735]
			85	-1.06	_	-0.72] ,
			-40	-1.95	_	-1.52]
Input Low Voltage			0	-1.95	_	-1.48	
	V _{IL}		25	-1.95	-	-1.48	
			75	-1.95	-	-1.45]
			85	-1.95		-1.445	

ELECTRICAL CHARACTERISTICS (Continued)

DC CHARACTERISTICS (100 K)

Recommended operating conditions unless otherwise specified

 V_{CC} = GND, V_{EE} = 4.5 V

			т		Value		
Parameter	Symbol	Condition	T _C (°C)	Minimum	Typical	Maximum	Unit
			-40	-1.085	1	-0.88	
			0	-1.025		-0.88	
Output High Voltage	V _{OH}		25	-1.025	-0.955	-0.88	V
			75	-1.025	-	-0.88	:
		V _{IN:} V _{IH} or V _{IL}	85	-1.025	-	-0.88	
		Output connected to –2.0 V thru 50 Ω	-4 0	-1.81	_	-1.555	
		10 2.0 1 1110 00 11	0	-1.81	_	-1.62	
Output Low Voltage	V _{OL}	V _{OL}	25	-1.81	-1.72	-1.62	\ \ \
			75	-1.81	_	-1.62]
			85	85	-1.81		-1.62
			-40	-1.165		-0.88	
			0	-1.165	_	-0.88]
Input High Voltage	V _{IH}	V _{IH}	25	-1.165	_	-0.88	V
			75	-1.165	_	-0.88	
			85	-1.165	_	-0.88	
			-40	-1.81		-1.475	
Input Low Voltage			0	-1.81	_	-1.475	
	V _{IL}		25	-1.81	_	-1.475	\ \
			75	-1.81	-	-1.475	
			85	-1.81	_	-1.475	<u> </u>

ELECTRICAL CHARACTERISTICS

(Continued)

AC CHARACTERISTICS (E128VH)

Recommended operating conditions unless otherwise specified

				Value			
Parameter	Symbol	Output Type	Minimum	Typical	Maximum	Unit	
		Low Power	_	220	_		
Outsid Diss. Torre		Medium Power	_	100	-		
Output Rise Time	t _r	High Power	_	75	_	ps	
		Ultra High Power	_	60	_		
		Low Power	_	210	-		
0.4.5.11		Medium Power		90	_		
Output Fall Time	t _f	High Power	_	65	_	ps	
		Ultra High Power	_	50	_	1	
Toggle Frequency	f _{tog}	_	5.0	7.0	_	GHz	
Propagation Delay Time		Single-ended		65			
	t _{pd}	-	-	_	·	ps	
		Differential		40		<u> </u>	


AC CHARACTERISTICS (E500H)

Recommended operating conditions unless otherwise specified

				Value			
Parameter	Symbol	Output Type	Minimum	Typical	Maximum	Unit	
		Low Power	_	370			
Outsid Disa Time		Medium Power	_	190	_] [
Output Rise Time	t _r	High Power	_	105	_	ps	
		Ultra High Power	_	80	_		
		Low Power		370	-		
Outsid Fall Time		Medium Power	-	190	-	ps	
Output Fall Time	t _r	High Power	_	90	-		
		Ultra High Power	-	70	-		
Toggle Frequency	f _{tog}	-	3.0	4.5	_	GHz	
		Single-ended		80			
Propagation Delay Time	t _{pd}	-	-	_	*	ps	
		Differential		60			

ELECTRICAL CHARACTERISTICS

(Continued)



E500H SERIES CHIP STRUCTURE

Internal Cells	Basic Cell	ECL Up to 2-level Series Gate -AND/2:1 Multiplexer = 3 cells -Flip-flop with Set and Reset = 8 cells -Latch/EXOR = 5 cells -OR/NOR = 1 cell with either Single-ended or Differential Outputs				
	Cell Matrix	63 Basic Cells (7 x 9)				
Current Levels		Four options for I _{EF} : 0.18 (L)/0.35 (M)/0.65 (H)/1.3 (UH) Three Options for I _{CS} : 0.18 (L)/0.35 (M,H)/0.7 (UH)				
Output Buffers	2 UH Power Output Macros 12 H Power Output Macros 24 M Power Output Macros 24 L Power Output Macros Four options for I _{CS} (3 mA/4 mA/8 mA/16 mA)					
Signal Pins	Total: 40 pins maximum Input: 39 pins maximum Output: 24 pins maximum					
Power Supply Pins	V _{CC} : 14 pins V _{EE:} 6 pins	$V_{EE2} = 2 \text{ pins}$ $V_T = 6 \text{ pins}$				

E128VH SERIES CHIP STRUCTURE

Internal Cells	Basic Cell	ECL Up to 2-level Series Gate -Flip-flop with Set and Reset = 4 cells -Two of AND/2:1 Multiplexer = 3 cells -Two of Latch/EXOR/AND/2:1Multiplexer = 5 cells -Two of OR/NOR = 1 cell with either Single-ended or Differential Outputs				
	Cell Matrix	16 Basic Cells (4 x 4)				
Current Levels		Three options for I_{EF} : (0.5 mA/1 mA/1.75 mA) One fixed I_{CS} : (1 mA)				
Output Gates	2 UH Power Output Macros 4 H Power Output Macros 8 M Power Output Macros 8 L Power Output Macros Four options for I _{CS} (4 mA/8 mA/16 mA/24 mA)					
Signal Pins	Total: 20 pins maximum Input: 19 pins maximum Output: 8 pins maximum					
Power Supply Pins	V _{CC} : 6 pins V _{EE:} 2 pins					

All Rights Reserved.

Circuit diagrams using Fujitsu products are included to illustrate typical semiconductor applications. Information sufficient for construction purposes may not be shown.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Publications Department, Fujitsu Microelectronics, Inc., 3545 North First Street, San Jose, California, U.S.A. 95134–1804; U.S.A.