

# **DAC710 DAC711**

# **Monolithic 16-Bit ROBOTICS DIGITAL-TO-ANALOG CONVERTERS**

# **FEATURES**

- DESIGNED SPECIFICALLY FOR CLOSED-LOOP **SERVO-CONTROL APPLICATIONS**
- MONOTONIC TO 15 BITS OVER TEMPERATURE
- MONOLITHIC CONSTRUCTION

- Vout AND lout MODELS
- PIN-COMPATIBLE WITH DAC702, DAC703
- VERY-LOW COST FOR MULTIPLE-CHANNEL **APPLICATIONS**

### DESCRIPTION

Robotics, numerical controllers, and other applications that involve the driving of servomotors require D/A converters that have very-good differential linearity around the zero output point. The DAC710KH (current output) and DAC711KH (voltage output) have been optimized for this characteristic.


DAC710 and DAC711 are complete 16-bit D/A converters on one chip. They include a precision buried-zener voltage reference, a fast settling operational amplifier (DAC711 only) as well as the D/A converter circuits. A combination of current switch design techniques accomplishes a guaranteed mono-

**DAC710** 6.3V REF OUT +Vcc **GAIN ADJUST** COMMON -16-BIT LADDER RESISTOR NETWORK AND CURRENT SWITCHES International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

tonicity of 15 bits around Bipolar Zero over the entire specification temperature range, 0°C to +70°C.

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C-, and 54/74HC-compatible over the entire temperature range. Outputs are ±10V for the DAC711KH and ±1mA for the DAC710KH.

This D/A family is pin-compatible with the voltage and current output DAC703 and DAC702 model families. These D/A converters are packaged in 24pin ceramic side-brazed packages that are hermetically sealed.



PDS-546B

Burr-Brown IC Data Book

6.1-65

Vol. 33

6.1

INSTRUMENTATION D/A CONVERTERS

# T-51-09-16

# **SPECIFICATIONS**

ELECTRICAL

At T<sub>A</sub> = ±25°C and rated power supplies and after 10 minutes of warm-up time unless otherwise noted.

MODEL				
	MIN	TYP	MAX	UNITS
NPUT				
DIGITAL INPUT				
Resolution			16	Bits
Digital Inputs <sup>ti</sup> : V₃ı	+2.4	İ	+V <sub>cc</sub>	V
V <sub>II</sub> .	-1.0		+0.8	V.
1 <sub>H</sub> , V <sub>I</sub> = +2.7V		0.05	+40	μA
I <sub>IL</sub> , V <sub>I</sub> = +0.4V	<del></del> ,	-0.35	-0.5	mA
FRANSFER CHARACTERISTICS				
ACCURACY <sup>®</sup>			_	
Differential Linearity Error (near bipolar zero)(4115)			+0.006, -0.003	% of FSR <sup>(3)</sup>
Monotonicity (near bipolar zero) <sup>(4)</sup>	15		±0.0045	Bits % of FSR
Linearity Error Gain Error <sup>re</sup>		±0.15	±0.0045	79 Ul Fan
Bipolar Zero Error <sup>(6)(7)</sup>		±0.05	±0.1	% of FSR
			3.011	10071071
DRIFT (over specification temperature range) Differential Linearity Error (near bipolar zero) over				
Temperature (4115)		1	+0.009, -0.003	% of FSR
Monotonicity (near bipolar zero) over Temperature	15		10,000, 0,000	Bits
Linearity Error over Temperature	-	1	±0.009	% of FSR
Gain Drift		±25	±50	ppm/°C
Bipolar Zero Drift		±5	±12	ppm of FSR/°C
SETTLING TIME (to ±0.003% of FSR)(8)	-			
DAC711 (Vout Models)		1		
Full Scale Step (2kΩ load)		4	8	µsec
For 1LSB Step Change at Worst-Case Code <sup>191</sup>		2.5	4	μsec
Slew Rate		10		V/μsec
DAC710 (lour Models)		250		
Full Scale Step (2mA): 10Ω to 100Ω load 1kΩ load		350 1		nsec µsec
		<u>-</u>	<del></del>	μου
ОИТРИТ		<del></del>	T	<del> </del>
VOLTAGE OUTPUT		140		l v
DAC711 Output Current	±5	±10		mA
Output Impedance	Ξ3	0.15		ι
Short Circuit to Common Duration		Indefinite		l "
CURRENT OUTPUT		"""		
DAC710				
Output Range (±30% typ)		±1		m <b>A</b>
Output Impedance (±30% typ)		4.0		kΩ
Compliance	-2.5		+2.5	V
REFERENCE VOLTAGE				
Voltage		+6.3		l v
Source Current Available for External Loads Short Circuit to Common Duration		+2.5 Indefinite		mA
		I mornine	L	L
POWER SUPPLY REQUIREMENTS			<del>γ .</del>	
/oltage: +Vcc	+13.5	+15	+16.5	l ÿ
−V <sub>cc</sub>	-13.5 +4.5	-15 	16.5	l v
Voo Current: (No Load)	T4.5	+5	+16.5	l <sup>v</sup>
DAC711 (Vour Model): +Vcc		+16	+30	mA ·
-Vcc		-18	-30	mA
V <sub>po</sub>		+4	+8	mA
DAC710 (lour Model): +Vcc		+10	+25	mA
-Vcc		-13	-25	mA
Voo		+4	+8	mA
Power Dissipation (V <sub>DD</sub> = +5.0V) no: DAC711		530	940	Wm
DAC710		365	790	Wm
Power Supply Rejection: +Vcc		±0.003	±0.006	% of FSR/%Vcc
-V <sub>cc</sub>		±0.003	±0.006	% of FSR/%Vcc
Voo		±0.0001	±0.001	% of FSR/%Vob
EMPERATURE RANGE			,	
pecification	0		+70	°C
torage	-60	1	· +150	°C

NOTES: (1) Digital inputs are TTL-, LSTTL-, 54/74C-, 54/74HC-, and 54/74HTC-compatible over the operating voltage range of  $V_{00} = +5V$  to +15V and over the specified temperature range. The input switching threshold remains at the TTL threshold of 1.4V over the supply range of  $V_{00} = +5V$  to +15V. As togic "0" and logic "1" inputs vary over 0V to +0.8V and +2.4V to +10V, respectively, the change in the D/A converter output voltage will not exceed  $\pm 0.006\%$ togic "o" and togic "i" inputs vary over uv to +u.8v and +2.4v to +1uv, respectively, the change in the D/A converter output voltage will not exceed ±0.006% of FSR. (2) DAC/10KH is specified and tested with an external output operational amplifier using the internal feedback resistor in all parameters except settling time. (3) FSR means Full Scale Range and is 20V for the DAC/11KH and 2PA for the DAC/10KH. (4) This specification is for ±2048 consecutive codes around the bipolar zero code; that is, from 77FF<sub>H</sub> to 87FF<sub>H</sub>. (5) ±0.003% of FSR is 1LSB for 15-bit resolution. (6) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the bipolar zero point. (7) Error at input code 7FFF<sub>H</sub>, bipolar zero. (6) Maximum represents the 3*p* limit. Not 100% tested for this parameter. (9) At the major carry, 7FFF<sub>H</sub> to 8000<sub>N</sub> and 8000<sub>H</sub> to 7FFF<sub>H</sub>. (10) Power distribution around the limit of the parameter dissipation is an additional 40mW when Voo is operated at +15V.

### **ORDERING INFORMATION**


Model	Package	Temperature Range	Output
DAC710KH DAC711KH	Hermetic Ceramic Hermetic Ceramic	0°C to +70°C 0°C to +70°C	Current, ±1mA Voltage
BURN-IN SCREENIN See text for details.	G OPTION		
Model	Package	Temperature Range	Burn-In Temp. (160h)'''

T-51-09-16


NOTE: (1) Or equivalent combination of time and temperature

### PIN ASSIGNMENTS

Pin	Function			
No.	DAC710	DAC711		
1	Bit 1 (MSB)	Bit 1 (MSB)		
2	Bit 2	Bit 2		
3	Bit 3	Bit 3		
4	Bit 4	Bit 4		
5	Bit 5	Bit 5		
6	Bit 6	Bit 6		
7	Bit 7	Bit 7		
8	Bit 8	Bit 8		
9	Bit 9	Bit 9		
10	Bit 10	Bit 10		
11	Bit 11	Bit 11		
12	Bit 12	Bit 12		
13 Î	Bit 13	Bit 13		
14	Bit 14	Bit 14		
15	Bit 15	Bit 15		
16	Bit 16 (LSB)	Bit 16 (LSB)		
17	RFEEDBACK	Vout		
18	Voo	Voo		
19	~V∞	−Vcc		
20	Common	Common		
21	lout	Summing Junction (Zero Adjust)		
22	Gain Adjust	Gain Adjust		
23	+Vœ	+Vœ		
24	+6.3V Ref. Out.	+6.3V Ref. Out.		



### **CONNECTION DIAGRAM**



Burr-Brown IC Data Book

6.1-67

Vol. 33

611

INSTRUMENTATION D/A CONVERTERS

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>pp</sub> to Common
+Vcc to Common
-Vcc to Common
Digital Data Inputs (pins 1-16) to Common1V to +18V
Reference out (pin 24)
to Common Indefinite Short to Common
External Voltage Applied to R <sub>F</sub> (pin 21, DAC710KH) ±18V
External Voltage Applied
to D/A Output (pin 17, DAC711KH)5V to +5V
Vour (pin 17, DAC711) Indefinite Short to Common
Power Dissipation
Storage Temperature60°C to +150°C
Lead Temperature (soldering, 10s)
NOTE: Stranger shows those listed under "Absolute Maximum Patings"

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

# DISCUSSION OF SPECIFICATIONS

### **DIGITAL INPUT CODES**

The DAC710/711KH accept complementary binary digital input codes in bipolar format. They may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

### **ACCURACY**

### Linearity

Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

### **Differential Linearity**

For servomotor control applications, differential linearity error (DLE) is one of the most important performance measures of a D/A converter. DLE is the deviation from an ideal ILSB change in the output when the input changes from one adjacent code to the next. A differential linearity error specification of +0.006% of FSR maximum means that an output step size can be between ILSB and 3LSB (at 15 bits) when the input changes between adjacent codes. A DLE specification of -0.003% maximum ensures 15-bit monotonicity.

### Monotonicity

When a D/A converter is monotonic, the analog output increases or remains the same for an increasing input digital code. For ±2048 consecutive codes around bipolar zero, the DAC710KH and DAC711KH are monotonic to 15 bits over the entire specification temperature range.

### DRIFT

### **Gain Drift**

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts-permillion per degree centigrade (ppm/°C). Gain drift is established by (1) testing the end point difference for each D/A at t<sub>min</sub>, +25°C and t<sub>max</sub> (2) calculating the gain error with respect to the +25°C value, and (3) dividing by the temperature change.

### Zero Drift

Zero drift is a measure of the change in the output with 7FFF<sub>H</sub> (bipolar zero) applied to the digital inputs. This code corresponds to 0V (DAC711KH) or 0mA (DAC710KH) at the analog output. The maximum change in offset at t<sub>min</sub> or t<sub>max</sub> is referenced to the zero error at +25°C and is divided by the temperature change. This drift is expressed in parts-per-million of full-scale range per degree centigrade (ppm of FSR/°C).

TABLE I. Digital Input Codes.

Digital	Analog Output				
Input Codes	Complementary Offset Binary (COB)	* Complementary Two's Complement (CTC)			
0000H	+ Full Scale	-1LSB			
7FFF <sub>H</sub>	Bipolar Zero	- Full Scale			
8000 <sub>H</sub>	-1LSB	+ Full Scale			
FFFFH	- Fuli Scale	Bipolar Zero			

\*Invert the MSB of the COB code with an external inverter to obtain CTC code.

### **SETTLING TIME**

Settling time of the D/A is the total time required for the output to settle within an error band around its final value after a change in input. Refer to Figure 1 for typical values.

### Voltage Output, DAC711KH

Settling times are specified to  $\pm 0.003\%$  of FSR for two input conditions: a full-scale range change of 20V and a  $\pm 0.006\%$  of FSR ( $\pm 1$ LSB in 14 bits) change at the major carry, the point at which the worst-case setting time occurs

### **Current Output, DAC710KH**

Settling times are specified to  $\pm 0.003\%$  of FSR for a full-scale range change for two output load conditions: one for  $10\Omega$  to  $100\Omega$  and one for  $1000\Omega$ .

### **COMPLIANCE VOLTAGE**

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output while maintaining specified accuracy.

### **POWER SUPPLY SENSITIVITY**

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive supply ( $+V_{CC}$ ), negative supply ( $-V_{CC}$ ) or logic supply ( $V_{DD}$ ) about the nominal power supply voltages (see Figure 2).

### REFERENCE SUPPLY

All models have an internal  $\pm 6.3$ V reference voltage derived from an on-chip buried-zener diode. This reference voltage, available at pin 24, has a tolerance of  $\pm 5\%$ . A minimum of 1.5mA is available for external loads. Gain and Zero adjustments should be made under constant load conditions.

If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the bipolar offset (connected internally to the reference) from load variations.

Jile ,




FIGURE I. Final-Value Error Band Versus Full-Scale Range Settling Time.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

## **OPERATING INSTRUCTIONS**

### **POWER SUPPLY CONNECTIONS**

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. The  $1\mu F$  tantalum capacitors should be located close to the D/A converter.

### **EXTERNAL ZERO AND GAIN ADJUSTMENT**

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be  $100 \text{ppm}/^{\circ}\text{C}$  or less. The  $3.9 \text{M}\Omega$  and  $270 \text{k}\Omega$  resistors ( $\pm 20\%$  carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in

place of the  $3.9M\Omega$  part. A  $0.001\mu F$  to  $0.01\mu F$  ceramic capacitor should be connected (even if GAIN ADJUST is not used) from GAIN ADJUST (pin 22) to COMMON to prevent noise pickup. Refer to Figure 4 for the relationship of zero and gain adjustments.

### Zero Adjustment

Apply the digital input code (7FFF<sub>H</sub>) that produces zero output voltage or current. See Table II for corresponding codes and the Connection Diagram for zero adjustment circuit connections. Zero calibration should be made before Gain calibration.

### **Gain Adjustment**

Apply the digital input code (0000<sub>H</sub>) that gives the maximum positive output voltage or current. Adjust the gain potentiometer for this positive full-scale voltage or current. See Table II for positive full-scale values and the Connection Diagram for gain adjustment circuit connections




FIGURE 3. Equivalent Resistances.

6:1

DAC710/711

**INSTRUMENTATION D/A CONVERTERS** 




FIGURE 4. Relationship of Zero and Gain Adjustments.

TABLE II. Digital Input and Analog Output Relationships.

T-	5.	L -	0	9	-	1	6

Digital Input Code	Analog Output					1-01-03-10		
	DAC710 Current Output			DAC711 Voltage Output				
	16-bit	15-bit	14-bit	Units	16-bit	15-bit	14-bit	Unite
1LSB 0000 <sub>H</sub> 7FFF <sub>H</sub> FFFF <sub>H</sub>	0.031 -0.99997 0.00000 +1.00000	0.061 -0.99994 0.00000 +1.00000	0.122 0.99988 0.00000 +1.00000	μA mA mA mA	305 +9.99960 0.00000 -10.0000	610 +9.99939 0.00000 10.0000	1224 +9.99878 0.00000 -10.0000	μV V V

# INSTALLATION CONSIDERATIONS

Due to the extremely high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a  $\pm 10V$  full-scale range, 1LSB is  $153\mu V$ . With a load current of 5mA, series wiring and connector resistance of only  $30m\Omega$  will cause the output to be in error by ILSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about  $0.021\Omega/ft$ . Ignoring contact resistance, less than six inches of wire will produce a ILSB error in the analog output voltage!

In Figures 5, 6, and 7, lead and contact resistances are represented by R1 through R5. As long as the load resistance (R<sub>L</sub>) is constant, R<sub>2</sub> simply introduces a gain error and can be removed during initial calibration. R<sub>1</sub> is part of R<sub>L</sub>, if the output voltage is sensed at COMMON (pin 20), and therefore introduces no error. If R<sub>L</sub> is variable, then R<sub>2</sub> should be less than  $R_{Lmin}/2^{16}$  to reduce voltage drops due to wiring to less than ILSB. For example, if  $R_{Lmin}$  is  $5k\Omega$ , then  $R_2$  should be less than 0.08  $\!\Omega_{\rm c}$  .  $R_L$  should be located as close as possible to the D/A converter for optimum performance. The effect of R4 is negligible.

In many applications it is impractical to sense the output voltage at pin 20. Sensing the output voltage at the system ground point is permissible with the DAC710/711 because the D/A converter is designed to have a constant return current of approximatley 2mA flowing from pin 20. The variation in this current is under  $20\mu A$  (with changing input codes), therefore R4 can be as large as 30 without adversely affecting the linearity of the D/A converter. The voltage drop across R<sub>4</sub> (R<sub>4</sub> × 2mA) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 5, 6, and 7.

Figures 6 and 7 show two methods of connecting the current output model (DAC710KH) with external precision output operational amplifiers. By sensing the output voltage at the load resistor (i.e., by connecting RF to the output of  $A_1$  at  $R_L$ ), the effect of  $R_1$  and  $R_2$  is greatly reduced.  $R_1$ will cause a gain error but is independent of the value of RL and can be eliminated by initial calibration adjustments. The effect of R2 is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain. If the output cannot be sensed at COMMON (pin 20), or the system ground point as mentioned above, then the differential output circuit shown in Figure 7 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of  $R_6$  and  $R_7$ 




FIGURE 5. Output Circuit for DAC711.




FIGURE 6. Preferred External Op Amp Configuration for DAC710.

must be adjusted for maximum common-mode rejection at RL. Note that if R3 is negligible, the circuit of Figure 7 can be reduced to the one shown in Figure 6. Again, the effect of R4 is negligible.

**Ž**10kΩ

ALTERNATE GROUND F SENSE CONNECTION

**DAC710** 

COM

COM

FIGURE 7. Differential Sensing Output Op Amp Con-

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination

of RF radiation pickup is small loop area. If a signal lead

and its return conductor are wired close together, they


present a small flux-capture cross section for external

figuration for DAC710.

±15V0C SUPPLY

SYSTEM GROUND POINT

SUPPLY



External Feedback Resistors to Maintain




FIGURE 9. External Op Amp Using Internal and Low Gain Drift (DAC710).




FIGURE 10. External Op Amp Using External Feedback Resistors (DAC710).

# **APPLICATIONS**

fields.

### DRIVING AN EXTERNAL OP AMP WITH **CURRENT OUTPUT D/A'S**

DAC710KH is a current output device and will drive the summing junction of an op amp to produce an output voltage as shown in Figure 8. Use of the internal feedback resistor (pin 17) is required to obtain specified gain accuracy and low gain drift.

DAC710KH can be scaled for any desired voltage range with an external feedback resistor at the expense of increased drift with temperature. The resistors in the DAC710KH ratio track to ±1ppm/°C but their absolute TCR may be as high as ±50ppm/°C.

An alternative method of scaling the output voltage of the D/A converter and preserving the low gain drift is shown in Figure 9.

### **OUTPUTS LARGER THAN 20V RANGE**

For output voltage ranges larger than ±10V, a high voltage op amp may be employed with an external feedback resistor. Use an  $I_{OUT}$  value of  $\pm lmA$  to calculate the output voltage range (see Figure 10). Use protection diodes as shown when a high voltage op amp is used.

### **BURN-IN SCREENING**

Burn-in screening is an option available for the entire DAC711 family of products. Burn-in duration is 160 hours at 85°C (or equivalent combination of time and temperature).

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

# **INSTRUMENTATION D/A CONVERTERS**

DAC710/711