SMHS160D - AUGUST 1992 - REVISED JUNE 1995

This data sheet is applicable to all TMS45160/Ps symbolized with Revision "D" and subsequent revisions as described on page 4-113.

- Organization . . . 262144 × 16
- 5-V Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS TIME TRAC MAX	ACCESS TIME *CAC MAX	ACCESS TIME taa Max	READ OR WRITE CYCLE MIN
'45160/P-60	60 ns	15 ns	30 ns	110 ns
'45160/P-70	70 ns	20 ns	35 ns	130 ns
'45160/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced-Page-Mode Operation With xCAS-Before-RAS (xCBR) Refresh
- Long Refresh Period 512-Cycle Refresh in 8 ms (Max) 64 ms Max for Low Power With Self-Refresh Version (TMS45160P)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs, Outputs, and Clocks Are TTL Compatible
- High-Reliability, 40-Lead, 400-Mil-Wide Plastic Surface-Mount (SOJ) Package and 40/44-Lead Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Low Power With Self-Refresh Version
- Upper and Lower Byte Control During Read and Write Operations

-	Z PACK (TOP VIE			D	GE PACH (TOP VIE		E
Vec de DQ1 de DQ2 de DQ	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22	VSS   DQ15   DQ14   DQ15   DQ15   DQ15   DQ12   VSS   DQ11   DQ10   DQ9   DQ8   DQ5   DQ5	VCC C DQ0 C DQ1 C DQ3 C VCC C DQ4 C DQ5 C DQ6 C DQ7 C	1 2 3 4 5 6 7 8 9 10 13 14 15 16 17 18 19 20	44 43 42 41 40 39 38 37 36 35 31 30 29 28 27 26 25	VSS DQ15 DQ14 DQ14 DQ12 VSS DQ11 DQ10 DQ9 DQ8 DQ8 DQ8 DQ9 DQ8 DQ8 DQ8 DQ9 DQ8 DQ8 DQ9
				Vcc	1	23	V <sub>SS</sub>

PIN NOMENCLATURE						
A0-A8 DQ0-DQ15 LCAS NC OE RAS UCAS	Address Inputs Data In/Data Out Lower Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe Upper Column-Address Strobe 5-V Supply					
VSS ₩	Ground Write Enable					

#### description

The TMS45160 series are high-speed, 4194304-bit dynamic random-access memories organized as 262144 words of 16 bits each. The TMS45160P series are high-speed, low-power, self-refresh 4194304-bit dynamic random-access memories organized as 262144 words of 16 bits each. They employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power at low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. Maximum power dissipation is as low as 770 mW operating and 11 mW standby on 80-ns devices. All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS45160 and TMS45160P are each offered in a 40-lead plastic surface-mount SOJ package (DZ suffix) and a 40/44-lead plastic surface-mount small-outline (TSOP) package (DGE suffix). These packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated

RODUCTION DATA information is current as of publication date



Copyright @ 1995, Texas Instruments Incorporated

4-93

8961725 0084963 917

### TMS45160, TMS45160P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES

SMHS160D - AUGUST 1992 - REVISED JUNE 1995

#### operation

### dual CAS

Two  $\overline{\text{CAS}}$  pins ( $\overline{\text{LCAS}}$ – $\overline{\text{UCAS}}$ ) are provided to give independent control of the 16 data I/O pins (DQ0–DQ15) with  $\overline{\text{LCAS}}$  corresponding to DQ0–DQ7 and  $\overline{\text{UCAS}}$  corresponding to DQ8–DQ15. For read or write cycles, the column address is latched on the first  $\overline{\text{xCAS}}$  falling edge. Each  $\overline{\text{xCAS}}$  going low enables its corresponding DQx pins with data associated with the column address latched on the first falling  $\overline{\text{xCAS}}$  edge. All address setup and hold parameters are referenced to the first falling  $\overline{\text{xCAS}}$  edge. The delay time from  $\overline{\text{xCAS}}$  low to valid data out (see parameter t<sub>CAC</sub>) is measured from each individual  $\overline{\text{xCAS}}$  to its corresponding DQx pins.

In order to latch in a new column address, both  $\overline{xCAS}$  pins must be brought high. The column precharge time (see parameter  $t_{CP}$ ) is measured from the last  $\overline{xCAS}$  rising edge to the first falling  $\overline{xCAS}$  edge of the new cycle. Keeping a column address valid while toggling  $\overline{xCAS}$  requires a minimum setup time,  $t_{CLCH}$ . During  $t_{CLCH}$ , at least one  $\overline{xCAS}$  must be brought low before the other  $\overline{xCAS}$  is taken high.

For early-write cycles, the data is latched on the first falling edge of  $\overline{xCAS}$ . Only the DQs that have the corresponding  $\overline{xCAS}$  low are written into. Each  $\overline{xCAS}$  must meet  $t_{CAS}$  minimum in order to ensure writing into the storage cell. In order to latch a new address and new data, both  $\overline{xCAS}$  pins must go high and meet  $t_{CP}$ .

### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{xCAS}$  page-mode cycle time used. With minimum  $\overline{xCAS}$  page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{xCAS}$  is high. The first falling edge of  $\overline{xCAS}$  latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as column address is valid rather than when  $\overline{xCAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after  $t_{RAH}$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{xCAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{xCAS}$  low) if  $t_{AA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{xCAS}$  goes high, minimum access time for the next cycle is determined by  $t_{CPA}$  (access time from rising edge of the last  $\overline{xCAS}$ ).

### address (A0-A8)

Eighteen address bits are required to decode 1 of 262 144 storage cell locations. Nine row-address bits are set up on A0 through A8 and latched onto the chip by  $\overline{RAS}$ . Then, nine column-address bits are set up on A0 through A8 and latched onto the chip by the first  $\overline{xCAS}$ . All addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{xCAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{xCAS}$  is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode.  $\overline{W}$  can be driven from the standard  $\overline{TTL}$  circuits without a pullup resistor. The data input lines are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{xCAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded.



4-94

8961725 0084964 856

#### data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\mathsf{xCAS}}$  or  $\overline{\mathsf{W}}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{\mathsf{W}}$  is brought low prior to  $\overline{\mathsf{xCAS}}$  and the data is strobed in by the first occurring  $\overline{\mathsf{xCAS}}$  with setup and hold times referenced to data in. In a delayed-write or read-modify-write cycle,  $\overline{\mathsf{xCAS}}$  is already low and the data is strobed in by  $\overline{\mathsf{W}}$  with setup and hold times referenced to data in. In a delayed-write or read-modify-write cycle,  $\overline{\mathsf{OE}}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

### data out (DQ0-DQ15)

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{xCAS}$  and  $\overline{OE}$  are brought low. In a read cycle, the output becomes valid after the access-time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{xCAS}$ ) as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied.

### output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. When  $\overline{\text{OE}}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{\text{OE}}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{\text{RAS}}$  and  $\overline{\text{xCAS}}$  to be brought low for the output buffers to go into the low-impedance state. They remain in the low-impedance state until either  $\overline{\text{OE}}$  or  $\overline{\text{xCAS}}$  is brought high.

#### RAS-only refresh

A refresh operation must be performed at least once every 8 ms (64 ms for TMS45160P) to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding all XCAS at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

#### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored and the refresh address is generated internally.

### xCAS-before-RAS (xCBR) refresh

xCBR refresh is utilized by bringing at least one  $\overline{xCAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{RAS}$  falls (see parameter  $t_{CHR}$ ). For successive xCBR refresh cycles,  $\overline{xCAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 500- $\mu$ A refresh current is available on the TMS45160P. Data integrity is maintained using xCBR refresh with a period of 125  $\mu$ s holding RAS low for less than 1  $\mu$ s. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub>  $\leq$  0.2 V, V<sub>IH</sub>  $\geq$  V<sub>CC</sub> - 0.2 V).

### self refresh (TMS45160P)

The self-refresh mode is entered by dropping  $\overline{xCAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{xCAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is refreshed internally by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{xCAS}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures that the DRAM is fully refreshed.



### TMS45160, TMS45160P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES SMHS160D - AUGUST 1992 - REVISED JUNE 1995

power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight  $\overline{RAS}$  cycles is required after power up to the full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh (RAS-only or  $\overline{xCBR}$ ) cycle.




4-96

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

8961725 0084966 629 🖿


logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the DZ package.



### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	-1 V to 7 V
Voltage range on any pin (see Note 1)	1 V to 7 V
Short-circuit output current	-1 7 10 7 7
Power dissipation	50 MA
Power dissipation	1 W
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub> – 55	°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>CC</sub> Sup	ply voltage	4.5	5	5.5	V
VSS Sup	ply voltage		0		V
V <sub>IH</sub> High	-level input voltage	2.4		6.5	V
VIL Low	level input voltage (see Note 2)	-1		0.8	V
Тд Оре	rating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



4-98

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

| 8961725 OO84968 4T1 🖿

SMHS160D - AUGUST 1992 - REVISED JUNE 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		TEST CONDITIONS		'45160-60 '45160P-60		'45160-70 '45160P-70		'45160-80 '45160P-80		UNIT
PARAMETER		TEST CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	IOH = -5 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	٧
lį	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6 All others = 0 V to V <sub>CC</sub>	.5 V,		± 10		± 10		± 10	μА
ю	Output current (leakage)	$V_{CC}$ = 5.5 V, $V_{O}$ = 0 V to $V_{CC}$ , $\overline{CAS}$ high			± 10		± 10		± 10	μА
ICC1 <sup>†§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cy	cle		180		160		140	mA
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	mA
1CC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),	'45160		1		1		1	mA
		After 1 memory cycle, RAS and xCAS high	'45160P		350		350		350	μΑ
¹cca‡	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cy (RAS only), RAS cycling xCAS high (CBR only), RAS low after xCAS low			180		160		140	mA
ICC4 <sup>†§</sup>	Average page current	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, RAS low, xCAS cyclin	g		160		140		120	mA
lccs¶	Battery-backup operating current (equivalent refresh time is 64 ms); CBR only	t <sub>RC</sub> = 125 μs, t <sub>RAS</sub> ≤ 1 μs, V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and <del>OE</del> = V <sub>IH</sub> , Address and data stable			500		500		500	μА
ICC6 <sup>†¶</sup>	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V tRAS and tCAS > 1000 ms	<b>/</b> ,		400		400		400	μΑ

<sup>†</sup> Measured with outputs open

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\#}$ (see Note 3)

• •			
	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A8	5	pF
C <sub>i(OE)</sub>	Input capacitance, OE	7	pF
C <sub>I(RC)</sub>	Input capacitance, xCAS and RAS	7	pF
C <sub>i(W)</sub>	Input capacitance, W	7	pF
Co	Output capacitance	7	pF

<sup>\*</sup>Capacitance measurements are made on a sample basis only. NOTE 3:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.



<sup>\*</sup> Measured with a maximum of one address change while RAS = VIL

<sup>§</sup> Measured with a maximum of one address change while xCAS = VIH

For TMS45160P only

### TMS45160, TMS45160P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES

SMHS160D - AUGUST 1992 - REVISED JUNE 1995

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'45160-60 '45160P-60		'45160-70 '45160P-70		'45160-80 '45160P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	1
<sup>t</sup> CAC	Access time from xCAS low		15		20		20	ns
tAA	Access time from column address		30		35		40	ns
<sup>t</sup> RAC	Access time from RAS low		60		70		80	ns
<sup>t</sup> OEA	Access time from OE low		15		20		20	ns
<sup>t</sup> CPA	Access time from column precharge		35		40		45	ns
tCLZ	Delay time, xCAS low to output in low impedance	0		0	<del></del> +	0		ns
tOFF	Output disable time after xCAS high (see Note 4)	0	15	0	20		20	
<sup>t</sup> OEZ	Output disable time after OE high (see Note 4)	- 1 0	15	<del></del>	20		20	ns ns

NOTE 4: toff and toez are specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

					'45160-70 '45160P-70		'45160-80 '45160P-80	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> RC	Cycle time, read (see Note 6)	110		130		150		ns
twc	Cycle time, write	110		130		150		ns
t <sub>RWC</sub>	Cycle time, read-write/read-modify-write	155		185		205		ns
tPC	Cycle time, page-mode read or write (see Note 7)	40		45		50		ns
<b>†PRWC</b>	Cycle time, page-mode read-modify-write	85		90		105		ns
tRASP_	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
<sup>t</sup> RAS	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, xCAS low (see Note 9)	15	10 000	20	10 000	20	10 000	ns
t <sub>CP</sub>	Pulse duration, xCAS high	10		10		10	10 000	ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, write	15		15		15		ns
<sup>t</sup> ASC	Setup time, column address before xCAS low	0				0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0	-			ns
tDS	Setup time, data before W low (see Note 10)	0		<del>-</del>				
RCS	Setup time, read before xCAS low	0		0				ns
CWL	Setup time, W low before xCAS high	15		20		20		ns
t <sub>RWL</sub>	Setup time, W low before RAS high	15		20				ns
twcs	Setup time, W low before xCAS low (see Note 11)	10	<del></del>					ns
				0		0	ľ	ns

NOTES: 5. Timing measurements are referenced to VIL max and VIH min.

6. All cycle times assume t<sub>T</sub> = 5 ns.

7. To assure tpc min, tASC should be  $\geq$  tcp.

8. In a read-modify-write cycle, tRWD and tRWL must be observed.

9. In a read-modify-write cycle, tCWD and tCWL must be observed.

10. Referenced to the later of xCAS or W in write operations

11. Early-write operation only



4-100

8961725 0084970 OST 📼

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) (see Note 5)

<u> </u>			'45160-60 '45160P-60		'45160 '45160		'45160-80 '45160P-80		UNIT
		Ì	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CAH</sub>	Hold time, column address after xCAS low (see Note 10)		10		15		15		ns
tDHR	Hold time, data after RAS low (see Note 12)		30		35		35		ns
tDH.	Hold time, data after xCAS low (see Note 10)		10		15		15		ns
tar.	Hold time, column address after RAS low (see Note 12)		30		35		35		ns
t <sub>RAH</sub>	Hold time, row address after RAS low		10		10		10		ns
tRCH	Hold time, read after xCAS high (see Note 13)		0		0		0		ns
t <sub>RRH</sub>	Hold time, read after RAS high (see Note 13)		0		0		0		ns
tWCH	Hold time, write after xCAS low (see Note 13)		10		15		15		ns
twcn	Hold time, write after RAS low (see Note 14)		30		35		35		ns
tCLCH	Hold time, xCAS low to xCAS high		5		5		5		ns
†AWD	Delay time, column address to W low (see Note 15)		55		65		70		ns
tCHR	Delay time, RAS low to xCAS high (see Note 11)		15		15		20		ns
tCRP	Delay time, xCAS high to RAS low		0		0		0		ns
tCSH	Delay time, RAS low to xCAS high		60		70		80		ns
tCSR	Delay time, xCAS low to RAS low (see Note 11)		10		10		10		ns
tCWD	Delay time, xCAS low to W low (see Note 15)		40		50		50		ns
tOEH	Hold time, OE command		15		20		20		ns
tOED	Delay time, OE high before data at DQ		15		20		20		ns
tROH	Delay time, OE low to RAS high		10		10		10		ns
tRAD	Delay time, RAS low to column address (see Note 16)		15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high		30		35		40		ns
tCAL.	Delay time, column address to xCAS high		30		35		40		ns
tRCD	Delay time, RAS low to xCAS low (see Note 16)		20	45	20	50	20	60	ns
tRPC	Delay time, RAS high to xCAS low (see Note 11)		0		0		0		ns
tRSH	Delay time, xCAS low to RAS high		15		20		20		ns
tRWD	Delay time, RAS low to W low (see Note 15)		85		100		110		ns
tCPR	Pulse duration, xCAS precharge before self refresh		0		0		0		ns
tRPS	Pulse duration, RAS precharge after self refresh		110		130		150		ns
tRASS	Pulse duration, self refresh entry from RAS low		100		100		100		μs
tCHS	Hold time, xCAS low after RAS high (for self refresh)		- 50		- 50		- 50		ns
-0110		'45160		8		8		8	ms
<sup>t</sup> REF	Refresh time interval	'45160P		64		64		64	<u> </u>
İΤ	Transition time		2	50	2	50	2	50	ns


NOTES: 5. Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

- 10. Referenced in the later of xCAS or W in write operations.
- 11. Early-write operation only
- 12. The minimum value is measured when  $t_{\mbox{RCD}}$  is set to  $t_{\mbox{RCD}}$  min as a reference.
- 13. Either tRRH or tRCH must be satisfied for a read cycle.
- 14. xCBR refresh only
- 15. Read-modify-write operation only
- 16. Maximum value specified only to assure access time



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

4-101




NOTE A: CL includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



4-102

8961725 0084972 922




NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

C. toAC is measured from xCAS to its corresponding DQx.

D. xCAS order is arbitrary.

Figure 2. Read-Cycle Timing



NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. Later of xCAS or W in write operations

C. xCAS order is arbitrary.

Figure 3. Write-Cycle Timing



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

4-104

8961725 0084974 7T5

Don't Care

### PARAMETER MEASUREMENT INFORMATION - twc **t**RAS RAS **t**RCD <sup>t</sup>CSH **tCRP** UCAS tash **tCLCH** (see Note A) LCAS tRAD **tCP** I tasr ► **t**RAH **tASC** \*CAL tral. Column Oon't Care **Row Address** 8A-0A Address \*CAH twcs **tWCH** Don't Care Don't Care **t**RWL

NOTES: A. In order to hold the address latched by the first XCAS going low, the parameter t<sub>CLCH</sub> must be met.

t<sub>DHR</sub> t<sub>DS</sub> --▶

**tWCR** 

Valid Data in

tWP

B. xCAS order is arbitrary.


DQ0-DQ15

ŌE

Don't Care

Figure 4. Early-Write-Cycle Timing

Don't Care



NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.


B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

C. xCAS order is arbitrary.

Figure 5. Read-Modify-Write-Cycle Timing



8961725 0084976 578 1



NOTES: A.  $t_{CAC}$  is measured from  $\overline{xCAS}$  to its corresponding DQx.


B. Access time is tCPA or tAA dependent.

- C. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- D. xCAS order is arbitrary.
- E. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing



SMHS160D - AUGUST 1992 - REVISED JUNE 1995



NOTES: A. In order to hold the address latched by the first XCAS going low, the parameter tCLCH must be met.

- B. Referenced to xCAS or W, whichever occurs last
- C. xCAS order is arbitrary.
- D. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.


Figure 7. Enhanced-Page-Mode Write-Cycle Timing



4-108

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

| 8961725 0084978340 🖿



NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.

C. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

D. xCAS order is arbitrary.

E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing






Figure 9. RAS-Only Refresh Timing



4-110

8961725 0084980 TT9 🖿




Figure 10. Hidden-Refresh-Cycle Timing

# 

Figure 11. Automatic-CBR- Refresh-Cycle Timing



4-112

| 8961725 OO84982 871 **=** 




Figure 12. Self-Refresh-Cycle Timing

### device symbolization (TMS45160 illustrated)

