

 Decorintier	The L 64710 contains on DC (Deed Colomer)	
Description	The L64710 contains an RS (Reed-Solomon)	
	encoder and a RS decoder. This pipelined,	
	high-speed, error-correction device imple-	
	ments an RS code as specified in CMTT	
	(Committee for Mixed Telephone and Television,	
	joint OCITT/CCIR (Consultative Committee on	
	International Telephones and Telegraphs/	
	Consultative Committee on International	
	Radio)) recommendation CCIR723. The	
	encoder appends 16 redundant check bytes to	
	every K message bytes. The message length K	
	is user-programmable between 38 and 239.	
	Each RS codeword consists of N = K + 16 bytes	
	of data. Thus the codeword length N may	
	range between 54 and 255 bytes.	
	Talige between of and Leo bytes.	
	The decoder is capable of correcting up to 8-	
	byte errors per codeword. Sustained through-	
	put data rates up to 40 Mbytes per second	L64710 Chip
		•
	(commercial) are supported for both the	communication channels and digital television
	encoder and decoder	transmission (CCIR723). The device is imple-
	The LC4740 is ideally suited for every vices date	mented in a 1.0 micron drawn gate length (0.7
	The L64710 is ideally suited for ensuring data	micron effective channel length) HOMOS
	integrity in high-performance storage media,	technology.
ntroduction	The L64710 codec has two new operating	number of bit errors during the last cycle of the
	modes: the Error Pattern mode and the Error	check period. The L64710 outputs the number
	Count mode. These two modes allow the	of byte errors during the next to the last clock
	L64710 to give the exact position, type and	cycle of the check period. The eight-bit DDObus
	number of errors.	carries each error count as a binary number.
		The L64710 reports byte error counts between
	Error Pattern Mode	zero and eight, and it reports bit error counts
	When the Error Pattern mode is enabled, the	between zero and 64. When error counts exceed
	DDO bus outputs error patterns rather than	these maximum values, the L64710 drives the
	corrected data. These patterns give the exact	DFAIL output HIGH. The Error Count mode
	position of errors in a codeword. Each bit of	allows the user to monitor the number of errors
	the pattern corresponds to one bit of the code-	without the loss of corrected message data.
	word. If a bit in the error pattern is set, the cor-	
	responding bit of the codeword is in error. The	Loading the Control Inputs
	Error Pattern mode is ideal for channel charac-	Two control words control the operation of the
	terization in a development environment.	L64710. The codec latches the data on the
		eight-bit Cl (Control Input) bus into the register
	The Error Pattern mode is enabled when the	specified by the state of RECSEL when WE is
	EPTRN register is equal to one. See the sub-	LOW. Table 2a is a memory map that shows
	section entitled "Loading the Control Inputs"	which registers. Table 2a replaces Table 2 on
	on how to set this register.	page 8 of the databook. All registers shown in
	Ŭ	Table 2a, except EPTRN and EONT, are
	Error Count Mode	described on page 8 of the databook.
		described on page 8 of the databook.
	When the Error Count mode is enabled, the	1.0
		When EPTRN is equal to one, the Error Pattern mode is enabled. When ECTN is equal to one,

check period. (The check period is the time during which the L64710 outputs redundant bytes on the DDO bus.) The L64710 outputs the

the Error Count mode is enabled. The preced-

ing two subsections describe these modes.



Introduction (Contiuned)	No more than one of the following registers- may be set to one at the same time: CORPDIS, EPTRN or EONT. If the DFAIL signal is HIGH, more than eight byte errors exist in a code- word. The data and any error information on that particular codeword are unreliable.
Features	 Eight bits (1 byte) per code symbol Sixteen bytes of redundancy per codeword Percentage redundancy as low as 6.7% Corrects up to 8 byte errors per codeword Corrects single burst up to 57 bits long Systematic Reed-Solomon code for easy retrieval of message data User-selectable codeword length of between 54 and 255 bytes Separate encoder and decoder for full duplex operation Complies with CCIR723
Block Diagram	
	ECLK EMS EMS EDI.0-EDI.7 Test Data EDI.0-EDI.7 EDI
	DDI.0-DDI.7 DDO.0-DDO.7
	Dims Decoder To mux Decoder
	2



Pin Listing and Description

The descriptions given in the following table assumes normal mode operation. For details of the test modes of operations, see the section entitled Test Mode Operations.

a.o-a.7

Control input bus. The bus is used to load the codeword length and other control information.

WE

Active-LOW write enable for the Cl inputs. When WE is LOW, new data is written into the register specified by the RECSEL pin.

REGSEL

Control register select. Determines whether the N register or the CONTROL register is loaded with the data on the CI bus when WE goes LOW.

ECLK

Encoder system clock, active at the rising edge. All encoder inputs (EDI and EIMS) are clocked into the encoder with the rising edge of ECLK. All encoder outputs (EDO and EOMS) are clocked out from the encoder with the rising edge of ECLK.

EDI.0-EDI.7

Eight-bit wide encoder data input bus. The data on this bus is clocked into the encoder with the rising edge of ECLK. Each block of K contiguous bytes of messages must be followed by 16 cycles of check time for insertion of redundant check bytes. The data on the input data bus is ignored during check time. The check time is then followed by a variable number of bytes (possibly zero) of optional intercodeword information. The intercodeword information could be sync patterns or frame numbers.

BMS

Indicates the start of encoder input message. EMS is clocked into the encoder with the rising edge of ECLK. A HIGH on EMS indicates that the first of the K bytes of messages in a codeword will appear on the EDI bus in the following clock cycle.

EDO.0-EDO.7

Eight-bit wide encoder data output bus. The data on this bus is clocked out from the encoder with the rising edge of ECLK. The out-

put message data is delayed from the input message data by three clock cycles. The 16 bytes of redundancy generated by the encoder follow the K bytes of message data. Any optional intercodeword information present on the EDI bus is not altered by the encoder. It is delayed by three clock cycles before being output on the EDO bus.

EOMS

Indicates the start of encoder output message. EOMS is clocked out from the encoder with the rising edge of ECLK. A HIGH on EOMS indicates that the first of the K bytes of messages in a codeword will appear on the EDO bus in the following clock cycle. EOMS is delayed from EIMS by three clock cycles.

DCLK

Decoder system clock, active at the rising edge. All decoder inputs (DDI and DIMS) are clocked into the decoder with the rising edge of DCLK. All decoder outputs (DDO, DCMS, DFAIL, TDINC) are clocked out from the decoder with the rising edge of DCLK.

DDI.0-DDI.7

Eight-bit wide decoder data input bus. The data on this bus is clocked into the decoder with the rising edge of DQLK. Each block of N contiguous bytes of codeword data may be followed by any number (possibly zero) of clock cycles of intercodeword information. The intercodeword information has no effect on the operation of the decoder.

DIMS

Indicates the start of decoder input message. DIMS is clocked into the decoder with the rising edge of DCLK. A HIGH on DIMS indicates that the first of the K bytes of messages in a codeword will appear on the DDI bus in the following clock cycle.

DDO.0-DDO.7

Eight-bit wide decoder data output bus. The data on this bus is clocked out from the decoder with the rising edge of DQLK. The output decoded data is delayed from the input codeword data by N + 91 clock cycles. Any optional intercodeword information present on the DDI bus is not altered by the decoder. It is delayed by N + 91 clock cycles before being output on the DDO bus.



DOMS data in that particular codeword should not be Pin Listing and Indicates the start of decoder output message. Description trusted. DOMS is clocked out from the decoder with (Continued) the rising edge of DCLK. A HIGH on DOMS indi-TDINC cates that the first of the K bytes of messages A HIGH indicates incorrect output test data on in a codeword will appear on the DDObus in the DDObus in test modes B and D. This signal the following clock cycle. DOMS is delayed should be ignored during normal mode operafrom DIMS by N + 91 clock cycles. tion. DFAIL RESET Decoding failure flag. DFAIL is valid only on the Reset pin used for LSI Logic internal testing. clock cycle during which the last byte of a RESET should be held LOW by the user.

толт

LSI Logic internal output test pin. TOUT should be left unconnected by the user.

L64710 Pin Description Summary

L64710 Pin Description Summary

4

codeword comes out on the DDObus. A HIGH indicates that there are more than 8 byte

errors in the codeword. When this happens,

the RS code fails to correct the errors. The

Pin	No. of Pins	I/O	Description
DDI.0-DDI.7	8	I	Decoder data input
DDO.0-DDO.7	8	0	Decoder data output
EDI.0-EDI.7	8	I	Encoder data input
EDO.0-EDO.7	8	0	Encoder data output
a.o-a.7	8	I	Control input bus
REGSEL	1	I	Register select
WE	1	I	Write enable
DCLK	1	I	Decoder system clock
ECLK	1	I	Encoder system clock
DIMS	1	I	Decoder input message start
DOMS	1	0	Decoder output message start
EMS	1	I	Encoder input message start
EOMS	1	0	Encoder output message start
DFAIL	1	0	Decoder failure flag
TDINC	1	0	Test failure flag
RESET	1	I	Internal reset - always low
толт	1	0	Internal test output - no connect



Architecture

The L64710's two main sections, the encoder and the decoder, run on two separate clocks. The encoder accepts message data from either the encoder input data bus or the internal test data generator. This selection is controlled by MUXA. The data input to the decoder is the exclusive OR of the following two buses:

1. Decoder input data bus or data from internal test error generator (controlled by MUXB), 2. Zero or encoder output data bus (controlled by MUXC) The codeword length N and other control signals are stored in the N register and the CON-TROL register respectively. The signals stored in the CONTROL register include the select signals CTRLA, CTRLB, and CTRLC for MUXA, MUXB, and MUXC respectively. These signals define the various modes of operation as described in Table 1.

Table 1. Modes of Operations

CTRLA	CTRLB	CTRLC	Description
0	0	0	Normal mode
			Independent encoder and decoder
			External data (EDI and DDI) for both encoder and decoder inputs
1	0	0	Invalid combination
0	1	0	Invalid combination
1	1	0	Invalid combination
0	0	1	Test mode A
			External data for encoder input
			Encoder output fed internally to decoder
			DDI bus used to input noise into decoder
1	0	1	Test mode B
			Internal test data for encoder input
			Encoder output fed internally to decoder
			DDI bus used to input noise into decoder
0	1	1	Test mode C
			External data for encoder input
			Encoder output fed internally to decoder
			Internally generated test errors
1	1	1	Test mode D
			Internal test data for encoder input
			Encoder output fed internally to decoder
			Internally generated test errors

Normal Mode OperationThe encoder and decoder operate independently. The encoder clock EQLK and decoderbut the clock DQLK are asynchronous with respect to each other.

The encoder appends 16 redundant check bytes following every K message byte to form a codeword of length N = K + 16 bytes. The data on the EDI bus during the 16 bytes of check time is ignored by the encoder. It is replaced by the redundant check bytes on the EDO bus. Both the message bytes and the optional intercodeword information are left unchanged. The delay through the encoder is three clock cycles.

The decoder processes N bytes of codeword data and outputs the decoded data on the DDO

bus. When the control signal CORRDIS is LOW, the error-correction mode in the decoder is activated. If there are 8 byte-errors or less among the N-byte codeword, errors are corrected and the output signal DFAIL is LOW. A HICH on DFAIL indicates that more than 8 byte-errors exist in the codeword.

When the control signal CORPDIS is HIGH, error correction is disabled. When this happens, the decoder passes data through unchanged.

The delay through the decoder is $N+91\ clock$ cycles.









Test Mode Operations

When the device operates in the test mode, noise is added to the encoded data. The noisy data is then fed into the decoder to test the error-correction capability of the FS code. Due to the interaction between the encoder and decoder, the two clocks EQLK and DQLK must be tied together. The input signal DIMS is ignored during test mode operations.

Test Mode A

The encoder obtains its message data from the EDI bus. The DDI bus is used to add noise to the encoded data. The output signal TDINC should be ignored during this mode of operation.

Test Mode B

The encoder uses internally generated test data as messages. No intercodeword information is inserted. The input signals EDI and EIMS are both ignored. The DDI bus is used to add noise to the encoded data. A HIGH on the TDINC signal indicates incorrect output test data on the DDObus. The logic level of TDINC depends on how much noise is added to the encoded data through the DDI bus and whether correction is turned off using the OORPDIS signal.

Test Mode C

The encoder obtains its message data from the EDI bus. The noise is internally generated. A test error is inserted into the encoded data stream once every 15 clock cycles. The DDI bus is ignored by the device. The user should ignore the output TDINC signal.

Test Mode D

The encoder uses internally generated data as messages. No intercodeword information is inserted. The input signals EDI and EIMS are both ignored. The noise is internally generated. A test error is inserted into the encoded data stream once every 15 clock cycles. The DDI bus is ignored by the device. A HIGH on the TDINC signal indicates incorrect output test data on the DDObus. Since the frequency of error is fixed at once every 15 cycles, the logic level of TDINC depends on the codeword length N. For example, with N = 54, the number of errors per codeword is either three or four. All such errors should be corrected and TDINC should remain LOW (assuming CORRDIS is LOW). With N = 135, the number of errors per codeword is always nine. The decoder fails to correct such errors. TDINC should not always remain LOW. This test mode is the most convenient diagnostic check for the device. The procedure consists only of loading the control information and observing the TDINC signal.

Test Data

The internally generated test data is obtained from a periodic pseudo-random sequence of period 2047. The pseudo-random sequence is generated by the recursion $x_n = x_{n-9} + x_{n-11}$ over the binary field. The TDINC signal indicates whether the output test data still satisfies the same recursion.

Test Error

The internally generated test errors occur once every 15 clock cycles. The error pattern is 11111111.



	L64710 8-Error C Reed-So				LDI	LUGI					
Loading the Control Inputs	The operation of the device is controlled by two internally latched control words. The data on the 8-bit Cl bus is latched into the register specified by REGSEL when WE is LOW. The memory map for this device is given in Table 2.					CORRDIS is the correction disable signal. A HIGH on CORRDIS internally turns off correc- tion in the decoder. When this happens, the decoder serves as a delay line of N + 91 clock cycles.					
	Table 2. Memory Map										
	REGSEL	Cl.7	Cl.6	CI.5	CI.4	Cl.3	Cl.2	Q.1	CI.0		
	0	N.7	N.6	N.5	N.4	N.3	N.2	N.1	N.0		
	1	ECNT	EPTRN	BTST	ATST	CORRDIS	CIFLC	CTRLB	CTRLA		
	the signals CTRLA, CTI the multiple	N.0-N.7 ar RLB, and C exers MUX ly. They sel	TRLCare th	e selects fo and MUXC	or						
Initialization			he decoder ded, DCLK r			active for at code word i					
Algebraic Description of the Reed-Solomon Code*						where α is a root of the binary primitive poly nomial $x^8 + x^4 + x^3 + x^2 + 1$. A data byte $(d_7, d_6,, d_1, d_0)$ is identified with the element $d_7 \alpha^7 = d_6 \alpha^6 + + d_1 \alpha + d_0$ in GF(256), the finite field with 256 elements.					
	The genera given by	ator polyno	mial of the I	RS code is							
			15 ∏ (x+αi) =0								

* Recommended code for the transmission of contribution-quality digital television signals (CCIR723).



L64710

Application Example

This section describes an example of utilizing the L64710 for ensuring data integrity in a data storage or communication system. The noisy channel may be a storage device (magnetic tape, magnetic disk, optical disk) or a communication channel. Although this example does not correspond to a particular real-life system, it illustrates the role played by the L64710 in the implementation of highly reliable systems. The following description assumes that the noisy channel is a storage device. However, the same principles also apply to a communication channel.

Sector Format

The data on the storage media is organized into sectors. Each sector contains a sync pattern followed by 512 bytes of message data and 64 bytes of redundant check data.

Svnc Pattern	512 Message Bytes	64 Check Bytes

There are four Reed-Solomon codewords per sector. Each column in the following diagram is an RS codeword (128 message bytes followed by 16 check bytes). The data in this diagram is written onto the storage media row by row, instead of codeword by codeword (column by column). Thus two consecutive data

Recording Operation

The RS encoder appends 16 bytes of check data to every 128 bytes of message data to form an RS codeword. Four such codewords constitute the data bytes in a sector. The four codewords are written in the interleaver mem-

Recording Operation Data Row



Playback Operation

The signals from the storage media are first demodulated. The synchronizer looks for the sync pattern in the demodulated signals to identify the beginning of a sector. This sync information is needed for the operation of the deinterleaver. Data is written in the deinter-

Playback Operation Data How



nizer.

bytes in an RS codeword are separated by three other data bytes on the storage media. A 32-byte long error burst within a sector on the media corrupts 8 bytes in each of the four codewords in the sector. Since the RS code is capable of correcting up to 8-byte errors per codeword, the error burst is corrected by the coding system. This technique is called interleaving. It increases the burst correction capability of the code.

Interleaver/Deinterleaver Memory



ory column by column and read out row by row. The formatter inserts sync patterns at the beginning of sectors. The formatted data is then modulated and written onto the storage media.

leaver memory row by row and read out column by column. Deinterleaved data passes into

the RS decoder for error correction. The input DIMS signal for the RS decoder (indicates the

start of decoder input message) is derived from

the sync information produced by the synchro-



Application Example (Continued)

Performance The percentage redundancy of the RS code in this example is 16/128 = 12.5%. With this modest amount of overhead, the coding system corrects error bursts up to 32 bytes long. The random error-correction capability of the code is summarized in the following chart. For a random input byte error rate of 10, the corresponding output byte error rate is less than 10^4 .



Performance Analysis

Data entering the L64710 decoder may be corrupted. A bit error occurs when a transmitted "0" is received as a "1" or vice versa. A byte error occurs when one or more bits in the byte have errors. For example, a byte with only one bit error is counted as one byte error, and a byte with 8 bit-errors (all bits are flipped) is also counted as one byte error. As long as there are no more than 8 byte-errors in a codeword, the RS decoder corrects all these errors.

Since a 58-bit burst may corrupt as many as 9 consecutive bytes, as shown in the following figures, the maximum guaranteed correctable burst length is 57 bits.

58-Bit Burst Example: (Each "e" represents one bit-error)



The performance of the code against independent random byte errors can be computed using the

$$q = \sum_{i=9}^{N} \frac{i}{N} {N \choose i} p^{i} (1-p)^{N-i}$$

where N denotes the codeword length, p denotes the input byte error rate, q denotes the output byte error rate and N/i is the binomial coefficient which represents the number of ways of choosing i items from a collection of N distinct items. When there are more than 8 byte-errors in a codeword, the RS decoder usually detects the presence of excessive errors and notifies the user by asserting the DFAIL signal HIGH. However, there is a small probability that the erroneous decoded codeword remains undetected. The undetected erroneous codeword rate is given by:

$$\frac{1}{8!} \begin{pmatrix} \underline{N} \\ 255 \end{pmatrix}^8 \sum_{i=9}^{N} \begin{pmatrix} N \\ i \end{pmatrix} p^i (1-p)^{N-i}$$





Operating **Characteristics**

Absolute Maximum Ratings (Reference to GND)

Parameter	Symbol	Limits	Units
DC supply voltage	VDD	-0.3 to +7	V
Input voltage	VIN	-0.3 to VDD +0.3	٧
DCinput current	IIN	±10	mA
Storage temperature range	TSTG	-65 to +150	°C

Recommended Operating Conditions

Parameter	Symbol	Limits	Units
DC supply voltage	VDD	+3 to +6	V
Operating ambient Temperature range			
Military	TA	-55 to +125	°C
Commercial	TA	0 to +70	°C

DC Characteristics: Specified at VDD = 5 V over the specified temperature and voltage ranges⁽¹⁾

Symbol	Parameter	Condition	Min	Тур	Max	Units
VIL	Low level input voltage				0.8	V
VIH	High level input voltage					
	Commercial temperature range		2.0			v
	Military temperature range		2.25			v
lin	Input current	VIN = VDD	-370		400	μA
VOH	High level output voltage	Comm and Mil				
		ICH = -4 mA	2.4	4.5		v
Val	Low level output voltage	Comm and Mil				
		ICL= 4mA		0.2	0.4	v
ICS	Output short circuit current ⁽²⁾	VDD = Max, VO = VDD	30	75	140	mA
		VDD=Max, VO=OV	-25	-70	-140	mA
IDDQ	Quiescent supply current	VIN = VDD or VSS			10	mA
IDD	Operating supply current ⁽³⁾	tECYCLE, tDCYCLE = 33 ns		300		mA
an	Input capacitance	Any Input		25		рF
αл	Output capacitance	Any Output		20		pF

Notes:

1. Commercial temperature range is 0°Cto +70°C, ±5% power supply; military temperature range is -55°Cto

+125°C, ±10% power supply. 2 Not more than one output should be shorted at a time. Duration of short circuit test must not exceed one second. 3. For 30 MHz device.



AC Switching Characteristics: Commercial (TA = 0°C to 70°C, VDD = 4.75 V to 5.25 V)

L64710 8-Error Correcting Reed-Solomon Codec

		L647	10-40	L64710-30	
Symbol	Parameter	Min	Max	Min	Max
tWW	WE pulse width, LOW	13		17	
tCS	Cl, input setup time	7		8	
tCH	Cl, input hold time	0		0	
tRS	REGSEL input setup time	7		8	
tRH	REGSEL input hold time	0		0	
tECYCLE	ECLK cycle time	25		33	
t₽H	ECLK pulse width, HIGH	10		12	
tEPL	ECLK pulse width, LOW	10		12	
tES	EMS, EDI input setup time	7		8	
t⊞H	EMS, EDI input hold time	0		0	
t⊞	ECMS, EDO output delay		19		25
tDCYCLE	DCLK cycle time	25		33	
tDPH	DCLK pulse width, HIGH	10		12	
tDPL	DCLK pulse width, LOW	10		12	
tDS	DIMS, DDI input setup time	7		8	
tDH	DIMS, DDI input hold time	0		0	
tDD	DOMS, DDO, DFAIL, TDINC output delay		19		25

AC Switching Characteristics: Military (TA = -55 °C to 125 °C, VDD = 4.75 V to 5.25 V)

		L647	10-30	L64710-25	
Symbol	Parameter	Min	Max	Min	Max
tWW	WEpulse width, LOW	17		20	
tCS	Cl, input setup time	8		10	
tCH	Cl, input hold time	0		0	
tRS	REGSEL input setup time	8		10	
tRH	REGSEL input hold time	0		0	
tECYCLE	EQLK cycle time	33		40	
t₽H	ECLK pulse width, HIGH	12		15	
tBPL	EQLK pulse width, LOW	12		15	
tES	EMS, EDI input setup time	8		10	
t⊟H	EMS, EDI input hold time	0		0	
tÐ	ECMS, EDO output delay		25		30
tDCYCLE	DCLK cycle time	33		40	
tDPH	DCLK pulse width, HIGH	12		15	
tDPL	DCLK pulse width, LOW	12		15	
tDS	DIMS, DDI input setup time	8		10	
tDH	DIMS, DDI input hold time	0		0	
tDD	DOMS, DDO, DFAIL, TDINC output delay		25		30











Packaging

68-Pin Ceramic Pin Grid Array: See NB Package in Package Selector Guide

Ordering Information



L64710

8-Error Correcting Reed-Solomon Codec

LSI Distributors

Alabarra Huntsville Hamilton Hallmark Tel: 800.633.2918

Wyle Electronics Tel: 800.964.9953

Arizona Phoenix Hamilton Hallmark Tel: 800.528.8471

Wyle Electronics Tel: 602.804.7000

Tempe Hamilton Hallmark Tel: 602.414.7705

California Oulver City Hamilton Hallmark Tel: 310.558.2000

lrvine Hamilton Hallmark Tel: 714.789.4100

■ Wyle Electronics Tel: 714.789.9953

> Los Angeles Wyle Electronics Tel: 818.880.9000

Pocklin Hamilton Hallmark Tel: 916.624.9781

Sacramento Wyle Electronics Tel: 916.638.5282

San Diego Hamilton Hallmark Tel: 619.571.7540

Wyle Electronics Tel: 619.565.9171

San Jose ■ Hamilton Hallmark Tel: 408.435.3500

> Santa Clara Wyle Electronics Tel: 408.727.2500

Woodland Hills Hamilton Hallmark Tel: 818.594.0404

Colorado Colorado Springs Hamilton Hallmark Tel: 719.637.0055 Denver Wyle Electronics Tel: 303.457.9953

Englewood Hamilton Hallmark Tel: 303.790.1662

Connecticut Cheshire Hamilton Hallmark Tel: 203.271.2844

Horida Fort Lauderdale Hamilton Hallmark Tel: 305,484,5482

Wyle Electronics Tel: 305.420.0500

Largo Hamilton Hallmark Tel: 800.282.9350

Orlando Wyle Electronics Tel: 407.740.7450

Tampa/N. Horida Wyle Electronics Tel: 800.395.9953

Winter Park Hamilton Hallmark Tel: 407.657.3317

Georgia Atlanta Wyle Electronics Tel: 800.876.9953

Duluth Hamilton Hallmark Tel: 800.241.8182

Illinois Arlington Heights Hamilton Hallmark Tel: 708,797,7300

Chicago Wyle Electronics Tel: 708.620.0969

lowa Carmel Hamilton Hallmark Tel: 800.829.0146

Kansas Overland Park Hamilton Hallmark Tel: 800.332.4375

Kentucky Lexington Hamilton Hallmark Tel: 800.235.6039 Maryland Baltimore Wyle Electronics Tel: 410.312.4844

Columbia Hamilton Hallmark Tel: 800.638.5988

Massachusetts Boston ■ Wyle Electronics Tel: 800.444.9953

Peabody ■ Hamilton Hallmark Tel: 508.532.3701

Michigan Plymouth Hamilton Hallmark Tel: 313.416.5800

Minnesota Bloomington Hamilton Hallmark Tel: 612.881.2600

Minneapolis Wyle Electronics Tel: 800.860.9953

Missouri Earth Oty Hamilton Hallmark Tel: 314.291.5350

New Jersey Mt. Laurel Hamilton Hallmark Tel: 609.222.6400

No. New Jersey Wyle Electronics Tel: 201.882.8358

Parsippany Hamilton Hallmark Tel: 201.515.1641

New Mexico Alburquerque Hamilton Hallmark Tel: 505293.5119

New York Hauppauge Hamilton Hallmark Tel: 516.737.7400

Long Island Wyle Electronics Tel: 516.293.8446

Rochester Hamilton Hallmark Tel: 800.462.6440



Wyle Electronics Tel: 919.469.1502

Chio Cleveland Wyle Electronics Tel: 216.248.9996

Dayton Hamilton Hallmark Tel: 800.423.4688

Wyle Electronics Tel: 513.436.9953

Solon Hamilton Hallmark Tel: 216.498.1100

Toledo Wyle Electronics Tel: 419.861.2622

Worthington Hamilton Hallmark Tel: 614.888.3313

Oklahoma Tulsa Hamilton Hallmark Tel: 918.254.6110

Oregon Beaverton Hamilton Hallmark Tel: 503.526.6200

Portland Wyle Electronics Tel: 503.643.7900

Pennsylvania Philadelphia Wyle Electronics Tel: 800.871.9953

Texas Austin Hamilton Hallmark Tel: 512.258.8848

Wyle Electronics Tel: 800.365.9953 Dallas Hamilton Hallmark Tel: 214.553.4302

Wyle Electronics Tel: 800.955.9953

Houston Hamilton Hallmark Tel: 713.787.8300 Wyle Electronics Tel: 713.784.9953

San Antonio Wyle Electronics Tel: 210.697.2816

Utah Salt Lake City Hamilton Hallmark Tel: 801.266.2022

Wyle Electronics Tel: 801.974.9953

Washington Pedmond Hamilton Hallmark Tel: 206.881.6697

Seattle Wyle Electronics Tel: 800.248.9953

Wisconsin Milwaukee Wyle Electronics Tel: 800.867.9953

New Berlin Hamilton Hallmark Tel: 414.780.7200

Dstributors with Design Resource Centers

LSI LOGIC

Sales Offices and Design Centers

LSI Logic Corporation Corporate Headquarters Tel: 408.433.8000 Fax: 408.433.8989

NORTH AMERICA

California Irvine ■ Tel: 714.553.5600 Fax: 714.474.8101

> San Diego Tel: 619.635.1300 Fax: 619.635.1350

Silicon Valley Tel: 408.433.8000 Fax: 408.954.3353 Design Center Tel: 408.433.8000 Fax: 408.433.2820

Colorado Boulder Tel: 303.447.3800 Fax: 303.541.0641

Horida Boca Paton Tel: 407.989.3236 Fax: 407.989.3237

Georgia Atlanta Tel: 770.395.3808 Fax: 770.395.3811

Illinois Schaumburg ■ Tel: 847.995.1600 Fax: 847.995.1622

> Kentucky Bowling Green Tel: 502.793.0010 Fax: 502.793.0040

Maryland Bethesda ■ Tel: 301.897.5800 Fax: 301.897.8389 Massachusetts Waltham ■ Tel: 617.890.0180

Fax: 617.890.6158

Minneapolis ■ Tel: 612.921.8300 Fax: 612.921.8399

New Jersey Edison ■ Tel: 908.549.4500 Fax: 908.549.4802

New York New York Tel: 716.223.8820 Fax: 716.223.8822

North Carolina Raleigh Tel: 919.783.8833 Fax: 919.783.8909

Oregon Beaverton Tel: 503.645.0589 Fax: 503.645.6612

Texas Austin Tel: 512.388.7294 Fax: 512.388.4171

Dallas ■ Tel: 214.788.2966 Fax: 214.233.9234

Houston Tel: 713.379.7800 Fax: 713.379.7818

Washington Bellevue Tel: 206.822.4384 Fax: 206.827.2884

Canada Ontario Ottawa ■ Tel: 613.592.1263 Fax: 613.592.3253 Toronto ■ Tel: 416.620.7400 Fax: 416.620.5005

Quebec Montreal ■ Tel: 514.694.2417 Fax: 514.694.2699

INTERNATIONAL

Australia Reptechnic Pty Ltd New South Wales Tel: 612.9953.9844 Fax: 612.9953.9683

Denmark LSI Logic Development Centre Ballerup Tel: 45.44.86.55.55 Fax: 45.44.86.55.56

France LSI Logic S.A. Paris

Tel: 33.1.34.63.13.13 Fax: 33.1.34.63.13.19

Germany LSI Logic GmbH Munich

■ Tel: 49.89.4.58.33.0 Fax: 49.89.4.58.33.108

Stuttgart Tel: 49.711.13.96.90 Fax: 49.711.86.61.428

Hong Kong AVT Industrial Ltd Hong Kong Tel: 852.2428.0008 Fax: 852.2401.2105

India Logi CAD India Private Ltd Bangalore Tel: 91.80.526.2500 Fax: 91.80.338.6591 **Israel** LSI Logic Ramat Hashron

Tel: 972.3.5.403741 Fax: 972.3.5.403747

Netanya ■ Tel: 972.9.657190 Fax: 972.9.657194

Italy LSI Logic S.P.A. Milano ■ Tel: 39.39.687371

Fax: 39.39.6057867

Japan LSI Logic KK. Tokyo ■ Tel: 81.3.5463.7821 Fax: 81.3.5463.7820

Osaka ■ Tel: 81.6.947.5281 Fax: 81.6.947.5287

> Korea LSI Logic Corporation of Korea Ltd Seoul

Tel: 82.2.561.2921 Fax: 82.2.554.9327 Singapore

LSi Logic Pte Ltd Singapore Tel: 65.334.9061 Fax: 65.334.4749

Electronic Resources Ltd Tel: 65.298.0888 Fax: 65.298.1111

Spain LSI Logic S.A. Madrid ■ Tel: 34.1.3672200 Fax: 34.1.3673151

Sweden LSI Logic AB Stockholm ■ Tel: 46.8.444.15.00 Fax: 46.8.750.66.47 Switzerland LSI Logic Sulzer AG Brugg/Biel Tel: 41.32.536363 Fax: 41.32.536367

Taiwan LSI Logic Asia-Pacific Taipei

■ Tel: 886.2.718.7828 Fax: 886.2.718.8869

Cheng Fong Technology Corporation Tel: 886.2.910.1180 Fax: 886.2.910.1175

Lumax International Corporation, Ltd Tel: 886.2.788.3656 Fax: 886.2.788.3568

Macro-Vision Technology, Inc. Tel: 886.2.698.3350 Fax: 886.2.698.3348

United Kingdom LSI Logic Europe plc Bracknell

■ Tel: 44.1344.426544 Fax: 44.1344.481039

■ Sales Offices with Design Resource Centers

Printed on Recycled Paper

LSI Logic logo design, ATMizer, BitBuster, CASCADE, Compacted Array Plus, CoreWare and CoreWare logo design, Errbedded Array, RexCore, G.2, HYDRA, MDE and Modular Design Environment are registered trademarks and ATMized, ChipSizer, CMDE, Compacted Array, DVTV, First-Time-Right, G10 and G10 logo design, G11, G12, Hyper-LVDS, Iddalyzer, Integra, Internet on a Chip, It Takkes Two to Make One of a Kind, JVieW, Merlin, MiniFISC, MiniSIM, Netcore, PowerPlay, Right-First-Time, Scenario, SeriaLink and Video Compute Engine are trademarks of LSI Logic Corporation. SparKIT is a trademark of SPARC International, Inc. and is exclusively licensed to LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies.

LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties.

LSI LOGIC