



HARRIS

# HSP45106/883

T-77-09

May 1991

## 16 Bit Numerically Controlled Oscillator

### Features

- This Circuit is Processed in Accordance to Mil-Std-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1
- 25.6MHz and 33MHz Versions
- 32-Bit Center and Offset Frequency Control
- 16-Bit Phase Control
- 8 Level PSK Supported Through Three Pin Interface
- Simultaneous 16 Bit Sine and Cosine Outputs
- Output in Two's Complement or Offset Binary
- <0.01Hz Tuning Resolution at 33MHz
- Serial or Parallel Outputs
- Spurious Frequency Components < -90dBc
- 16 Bit Microprocessor Compatible Control Interface
- 85 Pin PGA

### Applications

- Direct Digital Synthesis
- Quadrature Signal Generation
- Modulation - FM, FSK, PSK (BPSK, QPSK, 8PSK)
- Precision Signal Generation

### Description


The Harris HSP45106/883 is a high performance 16-bit quadrature numerically controlled oscillator (NCO16). The NCO16 simplifies applications requiring frequency and phase agility such as frequency-hopped modems, PSK modems, spread spectrum communications, and precision signal generators. As shown in the block diagram, the HSP45106/883 is divided into a Phase/Frequency Control Section (PFCS) and a Sine/Cosine Section.

The inputs to the Phase/Frequency Control Section consist of a microprocessor interface and individual control lines. The frequency resolution is 32 bits, which provides for resolution of better than 0.01Hz at 33MHz. User programmable center frequency and offset frequency registers give the user the capability to perform phase coherent switching between two sinusoids of different frequencies. Further, a programmable phase control register allows for phase control of better than 0.006°. In applications requiring up to 8 level PSK, three discrete inputs are provided to simplify implementation:

The output of the PFCS is a 32-bit phase argument which is input to the sine/cosine section for conversion into sinusoidal amplitude. The outputs of the sine/cosine section are two 16-bit quadrature signals. The spurious free dynamic range of this complex vector is greater than 90dBc.

For added flexibility when using the NCO16 in conjunction with DAC's, a choice of either parallel or serial outputs with either two's complement or offset binary encoding is provided. In addition, a synchronization signal is available which signals serial word boundaries.

### Block Diagram



CAUTION: Electronic devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.  
Copyright © Harris Corporation 1991

File Number 2815

T-77-09

**Absolute Maximum Ratings**

Supply Voltage ..... +8.0V  
 Input, Output Voltage Applied ..... GND-0.5V to  $V_{CC}+0.5V$   
 Storage Temperature Range ..... -65°C to +150°C  
 Junction Temperature ..... +175°C  
 Lead Temperature (Soldering, Ten Seconds) ..... +300°C  
 ESD Classification ..... Class 1

**Reliability Information**

Thermal Resistance .....  $\theta_{ja}$  .....  $\theta_{jc}$   
 Ceramic PGA Package ..... 36.0°C/W 11.6°C/W  
 Maximum Package Power Dissipation at +125°C  
 Ceramic PGA Package ..... 1.39 Watt  
 Gate Count ..... 18,750 Gates

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**Operating Conditions**

Operating Voltage Range ..... +4.5V to +5.5V  
 Operating Temperature Range ..... -55°C to +125°C

**TABLE 1. HSP45106/883 D.C. ELECTRICAL PERFORMANCE CHARACTERISTICS**

Devices Guaranteed and 100% Tested

| PARAMETER                      | SYMBOL     | CONDITIONS                                                | GROUP A<br>SUBGROUPS | TEMPERATURE                                | LIMITS |     | UNITS   |
|--------------------------------|------------|-----------------------------------------------------------|----------------------|--------------------------------------------|--------|-----|---------|
|                                |            |                                                           |                      |                                            | MIN    | MAX |         |
| Logical One Input Voltage      | $V_{IH}$   | $V_{CC} = 5.5V$                                           | 1, 2, 3              | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | 2.2    | -   | V       |
| Logical Zero Input Voltage     | $V_{IL}$   | $V_{CC} = 4.5V$                                           | 1, 2, 3              | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | -      | 0.8 | V       |
| Output HIGH Voltage            | $V_{OH}$   | $I_{OH} = -400\mu A$<br>$V_{CC} = 4.5V$ (Note 1)          | 1, 2, 3              | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | 2.6    | -   | V       |
| Output LOW Voltage             | $V_{OL}$   | $I_{OL} = +2.0mA$<br>$V_{CC} = 4.5V$ (Note 1)             | 1, 2, 3              | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | -      | 0.4 | V       |
| Input Leakage Current          | $I_i$      | $V_{IN} = V_{CC}$ or GND<br>$V_{CC} = 5.5V$               | 1, 2, 3              | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | -10    | +10 | $\mu A$ |
| Output Leakage Current         | $I_o$      | $V_{OUT} = V_{CC}$ or GND<br>$V_{CC} = 5.5V$              | 1, 2, 3              | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | -10    | +10 | $\mu A$ |
| Clock Input High               | $V_{IHC}$  | $V_{CC} = 5.5V$                                           | 1, 2, 3              | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | 3.0    | -   | V       |
| Clock Input Low                | $V_{ILC}$  | $V_{CC} = 4.5V$                                           | 1, 2, 3              | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | -      | 0.8 | V       |
| Standby Power Supply Current   | $I_{CCSB}$ | $V_{IN} = V_{CC}$ or GND<br>$V_{CC} = 5.5V$ ,<br>(Note 4) | 1, 2, 3              | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | -      | 500 | $\mu A$ |
| Operating Power Supply Current | $I_{CCOP}$ | $f = 25.6MHz$<br>$V_{CC} = 5.5V$ (Notes 2, 4)             | 1, 2, 3              | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | -      | 256 | mA      |
| Functional Test                | FT         | (Note 3)                                                  | 7, 8                 | $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ | -      | -   | -       |

**NOTES:**

- Interchanging of force and sense conditions is permitted.
- Operating Supply Current is proportional to frequency, typical rating is 10mA/MHz.
- Tested as follows:  $f = 1MHz$ ,  $V_{IH} = 2.6$ ,  $V_{IL} = 0.4$ ,  $V_{OH} \geq 1.5V$ ,  $V_{OL} \leq 1.5V$ ,  $V_{IHC} = 3.4V$ , and  $V_{ILC} = 0.4V$ .
- Loading is as specified in the test load circuit with  $C_L = 40pF$ .

5

SIGNAL  
SYNTHESIZERS

TABLE 2. A.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Guaranteed and 100% Tested.

| PARAMETERS                                                                                                                                                        | SYMBOL           | (NOTE 1)<br>CONDI-<br>TIONS | GROUP A<br>SUBGROUP | TEMPERATURE                     | LIMITS           |     |                |     | UNITS |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-----------------------------|---------------------|---------------------------------|------------------|-----|----------------|-----|-------|
|                                                                                                                                                                   |                  |                             |                     |                                 | -25<br>(25.6MHz) |     | -33<br>(33MHz) |     |       |
|                                                                                                                                                                   |                  |                             |                     |                                 | MIN              | MAX | MIN            | MAX |       |
| CLK Period                                                                                                                                                        | T <sub>CP</sub>  |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 39               | -   | 30             | -   | ns    |
| CLK High                                                                                                                                                          | T <sub>CH</sub>  |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 15               | -   | 12             | -   | ns    |
| CLK Low                                                                                                                                                           | T <sub>CL</sub>  |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 15               | -   | 12             | -   | ns    |
| WR# Period                                                                                                                                                        | T <sub>WP</sub>  |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 39               | -   | 30             | -   | ns    |
| WR# High                                                                                                                                                          | T <sub>WH</sub>  |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 15               | -   | 12             | -   | ns    |
| WR# Low                                                                                                                                                           | T <sub>WL</sub>  |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 15               | -   | 12             | -   | ns    |
| Set-up Time A0-2, CS# to WR#<br>going high                                                                                                                        | T <sub>AWS</sub> |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 13               | -   | 13             | -   | ns    |
| Hold Time A0-2, CS# from WR#<br>going high                                                                                                                        | T <sub>AWH</sub> |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 2                | -   | 2              | -   | ns    |
| Set-up Time C0-15 to WR#<br>going high                                                                                                                            | T <sub>CWS</sub> |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 15               | -   | 15             | -   | ns    |
| Hold Time C0-15 from WR#<br>going high                                                                                                                            | T <sub>CWH</sub> |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 1                | -   | 1              | -   | ns    |
| Set-up Time WR# high to CLK high                                                                                                                                  | T <sub>WC</sub>  | Note 3                      | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 16               | -   | 12             | -   | ns    |
| Set-up Time MOD0-2 to CLK<br>going high                                                                                                                           | T <sub>MCS</sub> |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 15               | -   | 15             | -   | ns    |
| Hold Time MOD0-2 from CLK<br>going high                                                                                                                           | T <sub>MCH</sub> |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 1                | -   | 1              | -   | ns    |
| Set-up Time ENPOREG#,<br>ENOFREG#, ENCFREG#,<br>ENPHAC#, ENTIREG#, INHOFR#,<br>PMSEL#, INITPAC#, BINFMT#,<br>TEST, PAR/SER#, PACI#,<br>INITTAC# to CLK going high | T <sub>ECS</sub> |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 12               | -   | 12             | -   | ns    |
| Hold Time ENPOREG#,<br>ENOFREG#, ENCFREG#,<br>ENPHAC#, ENTIREG#, INHOFR#,<br>PMSEL#, INITPAC#, BINFMT#,<br>TEST, PAR/SER#, PACI#,<br>INITTAC# from CLK going high | T <sub>ECH</sub> |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 1                | -   | 1              | -   | ns    |
| CLK to Output Delay SIO-15,<br>C0-15, TICO#                                                                                                                       | T <sub>DO</sub>  |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | -                | 18  | -              | 15  | ns    |
| CLK to Output Delay DACSTRB#                                                                                                                                      | T <sub>DSO</sub> |                             | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | 2                | 18  | 2              | 15  | ns    |
| Output Enable Time                                                                                                                                                | T <sub>OE</sub>  | Note 2                      | 9, 10, 11           | -55°C ≤ T <sub>A</sub> ≤ +125°C | -                | 12  | -              | 12  | ns    |

## NOTES:

1. A.C. Testing: Inputs are driven to 3.0V for a Logic "1" and 0.0V for a Logic "0". Input and output timing measurements are made at 1.5V for both a Logic "1" and "0". Inputs driven at 1V/ns. CLK is driven at 4.0V and 0V and measured at 2.0V. Output load per test load circuit with switch closed and  $C_L = 40\text{pF}$ .

2. Transition is measured at  $\pm 200\text{mV}$  from steady state voltage with loading as specified by test load circuit and  $C_L = 40\text{pF}$ .

3. If ENOFRCCTL#, ENCFRCCTL#, ENTICL# or ENPHREG# are active, care must be taken to not violate set-up and hold times to these registers when writing data into the chip via the C0-15 port.

T-77-09

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

| PARAMETERS              | SYMBOL           | CONDITIONS                                                                                   | NOTES | TEMPERATURE                     | LIMITS        |     |             |     | UNITS |
|-------------------------|------------------|----------------------------------------------------------------------------------------------|-------|---------------------------------|---------------|-----|-------------|-----|-------|
|                         |                  |                                                                                              |       |                                 | -25 (25.6MHz) |     | -33 (33MHz) |     |       |
|                         |                  |                                                                                              |       |                                 | MIN           | MAX | MIN         | MAX |       |
| Input Capacitance       | C <sub>IN</sub>  | V <sub>CC</sub> = Open,<br>f = 1MHz, All<br>measurements are<br>referenced to<br>device GND. | 1     | T <sub>A</sub> = +25°C          | -             | 10  | -           | 10  | pF    |
| Output Capacitance      | C <sub>OUT</sub> | V <sub>CC</sub> = Open,<br>f = 1MHz, All<br>measurements are<br>referenced to<br>device GND. | 1     | T <sub>A</sub> = +25°C          | -             | 10  | -           | 10  | pF    |
| Output Disable<br>Delay | T <sub>OEZ</sub> |                                                                                              | 1, 2  | -55°C ≤ T <sub>A</sub> ≤ +125°C | -             | 15  | -           | 15  | ns    |
| Output Rise Time        | T <sub>OR</sub>  | From 0.8V to 2.0V                                                                            | 1, 2  | -55°C ≤ T <sub>A</sub> ≤ +125°C | -             | 8   | -           | 8   | ns    |
| Output Fall Time        | T <sub>OF</sub>  | From 2.0V to 0.8V                                                                            | 1, 2  | -55°C ≤ T <sub>A</sub> ≤ +125°C | -             | 8   | -           | 8   | ns    |

## NOTES:

1. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes.

2. Loading is as specified in the test load circuit with switch closed and  $C_L = 40\text{pF}$ .


TABLE 4. ELECTRICAL TEST REQUIREMENTS

| CONFORMANCE GROUPS | METHOD       | SUBGROUPS                     |
|--------------------|--------------|-------------------------------|
| Initial Test       | 100%/5004    | -                             |
| Interim Test       | 100%/5004    | -                             |
| PDA                | 100%         | 1                             |
| Final Test         | 100%         | 2, 3, 8A, 8B, 10, 11          |
| Group A            | -            | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 |
| Groups C & D       | Samples/5005 | 1, 7, 9                       |

5

SIGNAL  
SYNTHESIZERS

### Burn-In Circuit

**HSP45106/883 PIN GRID ARRAY (PGA)**

| PGA PIN | PIN NAME        | BURN-IN SIGNAL     | PGA PIN | PIN NAME        | BURN-IN SIGNAL     | PGA PIN | PIN NAME  | BURN-IN SIGNAL     | PGA PIN | PIN NAME        | BURN-IN SIGNAL     |
|---------|-----------------|--------------------|---------|-----------------|--------------------|---------|-----------|--------------------|---------|-----------------|--------------------|
| A1      | C0              | F7                 | B11     | MOD1            | F13                | F9      | ENOFREG#  | F8                 | K2      | OES#            | F14                |
| A2      | C2              | F7                 | C1      | COS13           | V <sub>CC</sub> /2 | F10     | ENPOREG#  | F4                 | K3      | SIN15           | V <sub>CC</sub> /2 |
| A3      | C3              | F7                 | C2      | COS15           | V <sub>CC</sub> /2 | F11     | ENCNFREG# | F7                 | K4      | GND             | GND                |
| A4      | C5              | F8                 | C5      | C8              | F8                 | G1      | COS5      | V <sub>CC</sub> /2 | K5      | SIN10           | V <sub>CC</sub> /2 |
| A5      | C7              | F8                 | C6      | C9              | F10                | G2      | COS4      | V <sub>CC</sub> /2 | K6      | SIN8            | V <sub>CC</sub> /2 |
| A6      | C8              | F10                | C7      | C10             | F10                | G3      | COS6      | V <sub>CC</sub> /2 | K7      | V <sub>CC</sub> | V <sub>CC</sub>    |
| A7      | C11             | F10                | C10     | MOD0            | F12                | G9      | INHOFNR#  | F11                | K8      | SIN2            | V <sub>CC</sub> /2 |
| A8      | C14             | F11                | C11     | MOD2            | F14                | G10     | INITTAC#  | F13                | K9      | CLK             | F0                 |
| A9      | GND             | GND                | D1      | COS12           | V <sub>CC</sub> /2 | G11     | ENTIREG#  | F12                | K10     | V <sub>CC</sub> | V <sub>CC</sub>    |
| A10     | A0              | F8                 | D2      | GND             | GND                | H1      | COS3      | V <sub>CC</sub> /2 | K11     | BINFMT#         | F6                 |
| A11     | PMSEL           | F14                | D10     | TEST            | F14                | H2      | COS2      | V <sub>CC</sub> /2 | L1      | DACSTRB#        | V <sub>CC</sub> /2 |
| B1      | COS14           | V <sub>CC</sub> /2 | D11     | V <sub>CC</sub> | V <sub>CC</sub>    | H10     | PACI#     | F11                | L2      | SIN14           | V <sub>CC</sub> /2 |
| B2      | TICO#           | V <sub>CC</sub> /2 | E1      | COS9            | V <sub>CC</sub> /2 | H11     | ENPHAC#   | F10                | L3      | SIN13           | V <sub>CC</sub> /2 |
| B3      | C1              | F7                 | E2      | COS10           | V <sub>CC</sub> /2 | J1      | COS1      | V <sub>CC</sub> /2 | L4      | SIN12           | V <sub>CC</sub> /2 |
| B4      | C4              | F8                 | E3      | COS11           | V <sub>CC</sub> /2 | J2      | OEC#      | F14                | L5      | SIN9            | V <sub>CC</sub> /2 |
| B5      | V <sub>CC</sub> | V <sub>CC</sub>    | E9      | WR#             | F4                 | J5      | SIN11     | V <sub>CC</sub> /2 | L6      | SIN4            | V <sub>CC</sub> /2 |
| B6      | C13             | F11                | E10     | GND             | GND                | J6      | SIN7      | V <sub>CC</sub> /2 | L7      | SIN5            | V <sub>CC</sub> /2 |
| B7      | C12             | F11                | E11     | CS#             | F8                 | J7      | SIN6      | V <sub>CC</sub> /2 | L8      | SIN3            | V <sub>CC</sub> /2 |
| B8      | C15             | F11                | F1      | V <sub>CC</sub> | V <sub>CC</sub>    | J10     | PAR/SER#  | F13                | L9      | SIN1            | V <sub>CC</sub> /2 |
| B9      | A1              | F7                 | F2      | COS8            | V <sub>CC</sub> /2 | J11     | INITPAC#  | F12                | L10     | SIN0            | V <sub>CC</sub> /2 |
| B10     | A2              | F10                | F3      | COS7            | V <sub>CC</sub> /2 | K1      | COS0      | V <sub>CC</sub> /2 | L11     | GND             | GND                |

**NOTES:**

1.  $V_{CC}/2$  ( $2.7V \pm 10\%$ ) used for outputs only.
2.  $47K\Omega$  ( $\pm 20\%$ ) resistor connected to all pins except  $V_{CC}$  and GND.
3.  $V_{CC} = 5.5V \pm 0.5V$ .
4.  $0.1\mu F$  (min) capacitor between  $V_{CC}$  and GND per position.
5.  $F0 = 100kHz \pm 10\%$ ,  $F1 = F0/2$ ,  $F2 = F1/2 \dots$ ,  $F11 = F10/2$ , 40% - 60% Duty Cycle.
6. Input voltage limits:  $V_{IL} = 0.8V$  Max  $V_{IH} = 4.5V \pm 10\%$

T-77-09

**Die Characteristics****DIE DIMENSIONS:**

251 x 240 x 19 ±1 mils

**METALLIZATION:**

Type: Si-Al or Si-Al-Cu

Thickness: 8kÅ

**GLASSIVATION:**

Type: Nitrox


Thickness: 10kÅ

**DIE ATTACH:**

Material: Silver Glass

**Metallization Mask Layout**


HSP45106/883



5

SIGNAL  
SYNTHESIZERS

T-77-09

**Packaging†****85 PIN GRID ARRAY (PGA)****LEAD MATERIAL:** Type B**LEAD FINISH:** Type C**PACKAGE MATERIAL:** Ceramic, Al<sub>2</sub>O<sub>3</sub> 90%**PACKAGE SEAL:**

Material: Gold/Tin

Temperature: 320°C ± 10°C

Method: Furnace Braze

**INTERNAL LEAD WIRE:**

Material: Aluminum

Diameter: 1.25 Mil

Bonding Method: Ultrasonic Wedge

**COMPLIANT OUTLINE:** 38510 P-ACNOTE: All Dimensions are  $\frac{\text{Min}}{\text{Max}}$ , Dimensions are in Inches.

† M-38510 Compliant Materials, Finishes, and Dimensions.