

YAMAHA

LSI

V6355D

V6355D

(LCDC)

■ OUTLINE

V6355D (LCDC) is a silicon gate CMOS device. This controller can be connected to both LCD and CRT displays. It is software compatible with IBM-PC and has a function to expand it.

V6355-DF is a 100 pin plastic flat package (QFP) type and V6355-DJ is a 84 pin plastic chip carrier type.

■ FEATURES

- Capable of controlling both LCD and CRT displays.
- Includes 6845 restricted mode and CRT peripheral circuits for IMB-PC.
- Both SRAM and DRAM are usable as VRAM.
- Includes MOUSE and LIGHT PEN interface.
- Cursor position can be specified by any 16×16 dot patterns in the bit unit (AND and EXOR screens).
- Includes color palette (16/512 colors).
- LCD intensity controllable (16 or 8 gradation steps)
- Screen modes are available in combinations of the following.


Horizontal dot number: 640, 320, 512, 256

Vertical dot number: 192, 200, 204, 64 (64 only with LCD)

Raster adjustment: 0, 2, 4 or 6 specifiable

- Capable of displaying 16 colors in 640×204 by using external circuits.
- CRT monitor selectable from among IBM Color, Monochrome, NTSC system and PAL system.
- Can be interfaced with 3 types of LCD driver.
- Usable with 16 bit bus CPU.

■ LCDC Block Diagram




■ Pin Functions

| Signature | I/O | Description | |
|---------------------------|-----|---|--|
| <u>IOR</u> | I | Read enable for I/O register, Active at low level | |
| <u>IOW</u> | I | Write enable for I/O register, Active at low level | |
| <u>IOSEL</u> | I | High-order bit decode signal of I/O register address signal, selected at low level | |
| A ₀ | I | I/O register address signal | |
| A ₁ | I | | |
| A ₂ | I | | |
| A ₃ | I | | |
| <u>MEMSEL</u> | I | High-order bit decode signal of memory address signal, selected at low level | |
| <u>MEMR</u> | I | Read enable for memory, Active at low level | |
| <u>MEMW</u> | I | Write enable for memory, Active at low level | |
| <u>MEMRDY</u> | O | Memory (VRAM) access ready signal, Busy (wait) at low level (High impedance state when memory non-selected (<u>MEMSEL</u> = high level)) | |
| <u>WE</u> | O | Write enable for memory | |
| <u>BDIR</u> | O | Direction control of bi-directional buffer (for CPU data bus) | |
| <u>RESET</u> | I | Reset signal | |
| CD ₀ | I/O | Data bus with CPU | |
| | I/O | | |
| CD ₇ | I/O | | |
| RD ₀ | I/O | Data bus with VRAM | |
| | I/O | | |
| RD ₇ | I/O | | |
| AD ₀ | O | VRAM address | |
| | O | | |
| AD ₇ | O | | |
| <u>AD₈/CLK</u> | O | At SRAM | At DRAM |
| | | VRAM address | Outputs external clock dividing signal of 14.31818MHz. Usable for CPU clock by dividing. |
| | | do. | CPU row Address enable |
| | | do. | CPU column Address enable |
| | | do. | RAS |
| | | do. | CAS |
| | | Data enable when memory read/write | — |
| <u>XA</u> | O | Memory read/write timing (CPU address enable at SRAM) | |
| <u>LSEL</u> | O | At SRAM (8bit CPU) | 16bit CPU |
| | | 1st 8K byte selected | Low byte selected |
| | | 2nd 8K byte selected | High byte selected |


| Signature | I/O | Description | |
|---|--------------------------------------|---|--|
| | | A/N Mode | |
| RA ₂ /GD ₃ RA ₁ /GD ₂ RA ₀ /GD ₁ GD ₀ | I/O I/O I/O I | Raster address (Output) Dot data for character display | Graphic data (Input) 640 × 200 Color mode |
| | | CRT | |
| VSY/FLML VST/FLMU HSY/LC EWCK | O O O O | Vertical synchronizing signal Vertical retrace line period Horizontal synchronizing signal Display valid period | Lower block FLM Upper block FLM Latch clock Driver enable signal or tone gradation intensifying signal Shift clock |
| SCK | O | — | |
| CH/M Y/LD ₃ | O O | Chrominance signal Brightness (black/white composite) signal | Signal to change into AC Data output for upper block |
| R/LD ₂ G/LD ₁ B/LD ₀ DI/LD ₇ DR/LD ₆ DG/LD ₅ DB/LD ₄ | O O O O O O O | Output for linear RGB Output for IBM monitor | Data output for lower block |
| DCK CCL LOAD | O O O | Dot shift clock (for P/S) VRAM data latch clock Load signal for P/S | |
| MY ₁ MY ₂ MX ₁ MX ₂ LDT/MS ₁ LSW/MS ₀ | I I I I I I | Counter pulse for MOUSE Y direction Counter pulse for MOUSE X direction Light pen detect signal or mouse switch signal Switch signal of light pen or mouse | |
| X ₁ X ₂ AVSS AVDD Vss Vss VDD VDD | I O I I I I I I | For X'tal oscillation, Input to X ₁ when inputting external clock 0V +5V 0V 0V +5V +5V | Analog (for DAC) power supply Digital power supply |

■ System Configuration (Examples)

① When using CRT display (DRAM used)



② When using LCD display (SRAM used)



■ V6355D-F Package Dimensions

Base of package

