7-46-13-25

CY7C265

64K Registered PROM

Features

- · CMOS for optimum speed/power
- High speed
 - 15 ns max. set-up
 - 12 ns clock to output
- Low power
 - 770 mW (commercial)
 - 965 mW (military)
- On-chip edge-triggered registers
 - Ideal for pipelined microprogrammed systems
- EPROM technology
 - 100% programmable
- Reprogrammable (7C265W)
- 5V ±10% V_{CC}, commercial and military
- Capable of withstanding > 2001V static discharge
- Slim 28-pin, 300-mil plastic or hermetic DIP

Functional Description

The CY7C265 is a 64K registered PROM. It is organized as 8,192 words by 8 bits wide, and has a pipeline output register. In addition, the device features a programmable initialize byte that may be loaded into the pipeline register with the initialize signal. The programmable initialize byte is the 8,193rd byte in the PROM and its value is programmed at the time of use.


Packaged with 28 pins, the PROM has 13 address signals (A_0 through A_{12}), 8 data out signals (O_0 through O_7), E/\bar{I} (enable or initialize), and CLOCK.

CLOCK functions as a pipeline clock, loading the contents of the addressed memory location into the pipeline register on each rising edge. The data will appear on the outputs if they are enabled. One pin on the CY7C265 is programmed to perform either the enable or the initialize function.

If the asynchronous enable (E) is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.

If the synchronous enable (\overline{E}_S) is being used, the outputs will go to the OFF or high-impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the CY7C265 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.







T-46-13-25

CY7C265

Functional Description (continued)

If the $\overline{E/I}$ pin is used for \overline{INIT} (asynchronous), then the outputs are permanently enabled. The initialize function is useful during power-up and time-out sequences, and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated, the initialize control input causes the contents of a user programmed \$103rd 8-bit word to be leaded into contents of a user programmed 8193rd 8-bit word to be loaded into the on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of 1's and

0's into the register. In the unprogrammed state, activating INIT will generate a register clear (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register preset (all outputs HIGH).

Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the pipeline register and onto the outputs. The INIT LOW disables clock and must return HIGH to enable clock independent of all other inputs, including the

Selection Guides

		7C265-15	7C265-18	7C265-25	7C265-40	7C265-50	7C265-60
Maximum Set-Up Time (ns)		15	18	25	40	50	60
Maximum Clock to Output (ns)		12	15	20	20	25	25
Maximum Operating Current (mA)	Com'l	140	140		100	80	80
	Mil		175	175		120	100

Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested.)

Latch-Up Current > 200 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to + 70°C	5V ± 10%
Military ^[1]	- 55°C to + 125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[2]

				7C265-15		7C265-18		7C20	55-25	}
Parameters	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ m}.$	$V_{CC} = Min., I_{OH} = -2.0 \text{ mA}$			2.4		2.4		V
Vol	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$	Com'l		0.4		0.4		0.4	V
		$V_{CC} = Min., I_{OL} = 6.0 \text{ mA}$	Mil		0.4		0.4		0.4	
VIH	Input HIGH Voltage			2.0		2.0		2.0		V
V _{IL}	Input LOW Voltage			0.8		0.8		0.8	V	
IIX	Input Load Current	$GND \leq V_{IN} \leq V_{CC}$		- 10	+ 10	- 10	+ 10	- 10	+ 10	μА
I _{oz}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled		- 40	+40	- 40	+40	- 40	+ 40	μА
Ios	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = GND$			90		90		90	mA
I _{CC} V _{CC} Operating		$V_{CC} = Max.,$	Com'l		140		140			mA
	Supply Current	$I_{OUT} = 0 \text{ mA}$ Mil					175		175	



CY7C265

Electrical Characteristics Over the Operating Range^[2]

T-46-13-25

		7		7C2	65-40	7C2	65-50	7C2	65-60	
Parameters	Description	Test Conditions	Test Conditions			Min.	Max.	Min.	Max.	Units
VoH	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ m}$	A	2.4		2.4		2.4		V
Vol	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 12.0 \text{ mA}$	Com'l		0.4		0.4		0.4	V
		$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$	Mil		0.4		0.4		0.4	
ViH	Input HIGH Voltage		2.0		2.0		2.0		V	
V _{IL}	Input LOW Voltage				0.8		0.8		0.8	V
I _{IX}	Input Load Current	$GND \leq V_{IN} \leq V_{CC}$		- 10	+10	- 10	+10	- 10	+ 10	μА
I _{oz}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled	•	- 40	+40	- 40	+ 40	- 40	+40	μА
I _{OS}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = GND$			90		90		90	mA
I _{CC}	V _{CC} Operating	V _{CC} = Max.,	Com'l		100		80		80	mA
	Supply Current	$I_{OUT} = 0 \text{ mA}$	Mil				120		100	




C265-5


Capacitance[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
Соот	Output Capacitance	$V_{CC} = 5.0V$	10	pF

C265-4

AC Test Loads and Waveform





Equivalent to:

THÉVENIN EQUIVALENT

I _{OH} /I	OL	-2 mA/8 mA	-2 mA/12 mA		
R1		500Ω (658Ω Mil)	250Ω		
R2		333Ω (403Ω Mil)	167Ω		
R _{TI}	1	200Ω (250Ω Mil)	100Ω		
CL		30 pF	50 pF		
V_{TH}	Com'i	2.0V	2.11		
	Mil	1.9V	2.0		

40E D 2589662 0005207 2 **C**CYP

CY7C265

Switching Characteristics Over the Operating Range^[2]

T-46-13-25

		7C2	65-15	7C265-18		7C265-25			
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units	
t _{AS}	Address Set-Up to Clock	15		18		25		ns	
tHA	Address Hold from Clock	0		0		0		ns	
tco	Clock to Output Valid		12		15		20	ns	
tpw	Clock Pulse Width	12		15		20		ns	
t _{SES}	Es Set-Up to Clock (Sync. Enable Only)	12		15		20		ns	
t _{HES}	Es Hold from Clock	5		7		10		ns	
t _{Dt}	INIT to Output Valid		15		18		25	ns	
t _{RI}	INIT Recovery to Clock	12		15		20		ns	
t _{PWI}	INIT Pulse Width	12		15		20		ns	
t _{cos}	Output Valid from Clock (Sync. Mode)		12		15		20	ns	
t _{HZC}	Output Inactive from Clock (Sync. Mode)		12		15		20	ns	
tDOE	Output Valid from E LOW (Async. Mode)		12		15		20	ns	
t _{HZE}	Output Inactive from E HIGH (Async. Mode)		12		15		20	ns	

		7C2	65-40	7C2	65-50	7C265-60		
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{AS}	Address Set-Up to Clock	40		50		60		ns
t _{HA}	Address Hold from Clock	0		0		0		пѕ
tco	Clock to Output Valid		20		25		25	ns
tpw	Clock Pulse Width	15		20		20		ns
t _{SES}	Es Set-Up to Clock (Sync. Enable Only)	15		15		15		ns
t _{HES}	Es Hold from Clock	5		5		5		ns
t _{DI}	INIT to Output Valid		25		35		35	ns
t _{RI}	INIT Recovery to Clock	20		25		25		ns
tpwi	INIT Pulse Width	25		35		35		ns
tcos	Output Valid from Clock (Sync. Mode)		20		25		25	ns
t _{HZC}	HZC Output Inactive from Clock (Sync. Mode)		20		25		25	ns
tDOE	Output Valid from E LOW (Async. Mode)		20		25		25	ns
t _{HZE}	Output Inactive from E HIGH (Async. Mode)		20	ľ	25		25	ns

Notes:

1. T_A is the "instant on" case temperature.


2. See the last page of this specification for Group A subgroup testing information.

^{3.} Tested initially and after any design or process changes that may affect these parameters.

CY7C265

Switching Waveform

T-46-13-25



Notes on Testing:

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

- A. Ensure that adequate decoupling capacitance is employed across the device V_{CC} and ground terminals. Multiple capacitors are recommended, including a 0.1-μF or larger capacitor and a 0.01-μF or smaller capactor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of power supply voltage, creating erroneous function or transient performance failures.
- B. Do not leave any inputs disconnected (floating) during any tests.
- C. Do not attempt to perform threshold tests under AC conditions. Large-amplitude, fast ground-current transients normally occur as the device outputs discharge the load capacitances. These transients, which flow through the parasitic inductance between the device ground pin and the test system ground, can create significant reductions in observable input noise immunity.
- D. Output levels are measured at 1.5V reference levels.
 E. Transition is measured at steady-state HIGH level 500 mV or steady-state LOW level + 500 mV on the output from the 1.5V level on inputs with load as shown in (b) of AC Test Loads and Waveforms.







Programming Algorithm for the Architecture

The 7C265 offers a limited selection of programmed architecture. Programming these features should be done with a single 10-ms-wide pulse in place of the intelligent algorithm, mainly because these features are verified operationally, not with the VFY pin. Architecture programming is implemented by applying the supervol-tage to two additional pins during programming. In programming the 7C265 architecture, V_{PP} is applied to pins 3, 9, and 22. The choice of a particular mode depends on the states of the other pins during programming, so it is important that the condition of the other pins be met as set forth in the mode table. The considerother pins be met as set torth in the mode table. The considerations that apply with respect to power-up and power-down during intelligent programming also apply during architecture programming. Once the supervoltages have been established and the correct logic states exist on the other device pins, programming may begin. Programming is accomplished by pulling PGM from HIGH to LOW and then back to HIGH with a pulse width equal to 10 ms.

Erasure Characteristics

Wavelengths of light less than 4000 angstroms begin to erase the 7C265 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity • exposure time) or 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 45 minutes. The 7C265 needs to be within one inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Mode Table

Mode Select	P2 A ₆	P3 A ₅	P26 A9	P6 A ₂	P7 PGM	P8 CLK	P9 A ₁	P10 A ₀	P20 VFY	P24 A ₁₁	P22 E/I V _{PP}	P23 A ₁₂
Normal Read	A ₆	A ₅	A ₉	A ₂	L	L/H	Ai	A ₀	HIZ	Aii	H/L	A ₁₂
Program (Memory)	A ₆	A ₅	A9	A ₂	L	L	Aı	A ₀	Н	Aii	V _{PP}	A ₁₂
Program Verify	A ₆	A ₅	A9	A ₂	Н	L	Aı	A ₀	L	A ₁₁	V _{PP}	A ₁₂
Program Inhibit	A ₆	A ₅	A9	A ₂	Н	L	A ₁	A ₀	Н	Aii	V _{PP}	A ₁₂
Async. Enable Read	A ₆	A ₅	A ₉	A ₂	L	L	Aı	A ₀	HIZ	Aii	L	A ₁₂
Sync. Enable Read	A ₆	A ₅	A ₉	A ₂	L	L/H	Aı	A ₀	HIZ	A ₁₁	L	A ₁₂
Async. Init. Read	A ₆	A ₅	A ₉	A ₂	L	L.	A ₁	· A ₀	HIZ	Ati	L	A ₁₂
Program Sync. Enable[4]	Н	V _{PP}	A9	Н	L	L	V _{PP}	L	Н	Н	V _{PP}	Н
Program Initialize[5]	Н	V _{PP}	A9	L	L	L	V _{PP}	L	Н	Н	Vpp	L
Program Initial Byte	Н	V _{PP}	A9	L	L	L	V _{PP}	Н	Н	L	V _{PP}	A ₁₂

5. Default is enable.

Bit Map Data

Programmer A	Address (Hex.)	RAM Data
Decimal	Hex	Contents
0	0	Data
•		
8191 8192 8193	1FFF 2000 2001	Data INIT Byte Control Byte

Control Byte


- 00 Asynchronous output enable (default condition)
- 01 Synchronous output enable
- 02 Asynchronous initialize

Notes:
4. Default is asynchronous enable.

CY7C265

Typical DC and AC Characteristics

T-46-13-25



T-46-13-25

CY7C265

Ordering Information

Speed (ns)	I _{CC} (mA)	Ordering Code	Package Type	Operating Range
15	140	CY7C265-15PC	P21	Commercial
		CY7C265-15DC	D22	
		CY7C265-15LC	L64	
		CY7C265-15QC	Q64	1
		CY7C265-15WC	W22	
18	140	CY7C265-18PC	P21	Commercial
		CY7C265-18DC	D22	
		CY7C265-18LC	L64	
		CY7C265-18QC	Q64	1
		CY7C265-18WC	W22	1
	175	CY7C265-18DMB	D22	Military
	•	CY7C265-18WMB	W22	1
		CY7C265-18LMB	L64	1
		CY7C265-18QMB	Q64	
25	175	CY7C265-25DMB	D22	Military
		CY7C265-25WMB	W22	1 1
i	1	CY7C265-25LMB	L64	1 !
		CY7C265-25QMB	Q64	1
40	100	CY7C265-40PC	P21	Commercial
		CY7C265-40DC	D22	†
	ł	CY7C265-40LC	L64	
	1	CY7C265-40QC	Q64	1
		CY7C265-40WC	W22	1
50	80	CY7C265-50PC	P21	Commercial
	ł	CY7C265-50DC	D22	
	1	CY7C265-50LC	L64	
		CY7C265-50QC	Q64	1
		CY7C265-50WC	W22	1
	175	CY7C265-50DMB	D22	Military
	1	CY7C265-50WMB	W22	1
		CY7C265-50LMB	L64	1
		CY7C265-50QMB	Q64	1
60	80	CY7C265-60PC	P21	Commercial
	1	CY7C265-60DC	D22	1
		CY7C265-60LC	L64	1
		CY7C265-60QC	Q64	1
		CY7C265-60WC	W22	1
	100	CY7C265-60DMB	D22	Military
		CY7C265-60WMB	W22	1
		CY7C265-60LMB	L64	1
		CY7C265-60QMB	Q64	1

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{ot.}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3
I _{SB}	1, 2, 3

Switching Characteristics

Parameters	Subgroups
t _{AS}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
tco	7, 8, 9, 10, 11
tpw	7, 8, 9, 10, 11
t _{SES}	7, 8, 9, 10, 11
t _{HES}	7, 8, 9, 10, 11
t _{COS}	7, 8, 9, 10, 11

Document #: 38-00084-B