

## 64K x 18 Fast CMOS Synchronous Static SRAM with Burst Counter

### Features


- Interfaces directly with the i486™, Pentium™ processors (66.6, 60, 50, 40, 33.3 MHz)
- High Speed Access Times
  - Clock to data valid times: 9, 10, 12, 14, 18ns
  - Cycle Times: 15, 16.6, 20, 25, 20 ns
- High Density 64Kx18 Architecture
- Choice of 5V or 3V ±10% Output Vcc for output level compatibility
- High Output Drive: 85 pF at Rated Taa
- Asynchronous Output Enable
- Self Timed Write Cycle
- Byte Writeable via Dual Write Strokes
- Internal burst read/write address counter
- Internal write registers for Address, Data, Controls
- Packages: 52-pin PLCC

### Description

The PDM44018 is a 1,179,648 bit synchronous random access memory organized as 65,536 words by 18 bits. It has burst mode capability and interface controls designed to provide high performance in secondary cache designs for 486 and Pentium™ microprocessors. Addresses, write data and all control signals except output enable are controlled through positive edge triggered registers. Write cycles are self timed and are also initiated by the rising edge of the clock. Controls are provided to allow burst reads and writes of up to four words in length. A two-bit burst address counter controls the two least significant bits of the address during burst reads and writes. The burst address counter uses the 2-bit counting scheme required by the 486 and Pentium™ microprocessors. Individual write strobes provide byte write for the upper and lower 9-bit bytes of data. An asynchronous output enable simplifies interface to high speed buses. Separate output Vcc pins provide user controlled output levels of 5 or 3.3 volts, for 3.3 volt TTL compatibility.


6

### Functional Block Diagram



™ i486, Pentium are trademarks of Intel Corp.

# Pin Assignment



## Pinout

Name	I/O	Description	Name	I/O	Description
A	I	Address Inputs A15-A2	LW	I	Low Byte Write Enable, DQ0-DQ8
A1, A0	I	Address Inputs A1 & A0	UW	I	Upper Byte Write Enable, DQ8-DQ17
DQ0-DQ17	I/O	Read/Write Data	E	I	Chip Enable
K	I	Clock	$\bar{G}$	I	Output Enable
ADV	I	Burst Counter Advance	VCC	—	Power (+5)
ADSC	I	Controller Address Status	VSS	—	Ground
ADSP	I	Processor Address Status			

## Asynchronous Truth Table

Operation	$\bar{G}$	I/O Status
Read	L	Data Out
Read	H	High-Z
Write	X	High-Z: Write Data In
Deselected	X	High-Z

- NOTE:
1. X means Don't Care.
  2. For a write operation following a read operation,  $\bar{G}$  must be high before the input data required setup time and held high through the input data hold time.

## Burst Sequence Table

Sequence	A15-A2	A1	A0
Start Address	AAAA	B	C
1st Burst Address	AAAA	B	$\bar{C}$
2nd Burst Address	AAAA	B	C
3rd Burst Address	AAAA	B	$\bar{C}$

## Synchronous Truth Table

E	ADSP	ADSC	ADV	UW or LW	K	Address	Operation
H	L	X	X	X	↑	N/A	Deselected
H	X	L	X	X	↑	N/A	Deselected
L	L	X	X	X	↑	External	Read Cycle, Begin Burst
L	H	L	X	L	↑	External	Write Cycle, Begin Burst
L	H	L	X	H	↑	External	Read Cycle, Begin Burst
X	H	H	L	L	↑	Next	Write Cycle, Continue Burst
X	H	H	L	H	↑	Next	Read Cycle, Continue Burst
X	H	H	H	L	↑	Current	Write Cycle, Suspend Burst
X	H	H	H	H	↑	Current	Read Cycle, Suspend Burst

- NOTE:
1. X means Don't Care.
  2. All inputs except G must meet setup and hold times relative low-to-high transition of clock, K.
  3. Wait states are inserted by suspending burst.

## Burst Mode Operation

This is a synchronous part. All activities are initiated by the positive, low-to-high edge of the clock (K). This part can perform burst reads and writes with burst lengths of up to 4 words. The 4 word burst is created by using a burst counter to drive the two least significant bits of the internal RAM address. The burst counter is loaded at the start of the burst and is incremented for each word of the burst. The burst counter uses a modified binary sequence compatible with the cache line burst reload sequence of i486 microprocessors. This sequence is given in the Burst Sequence Table.

Burst transfers are initiated by the  $\overline{ADSC}$  or  $\overline{ADSP}$  signals. When the  $\overline{ADSP}$  signal is sampled low, a read cycle is started (independent of  $\overline{W}$  and  $\overline{ADSC}$ ), and prior burst activity is terminated. The address and the chip enable input (E) are sampled by the same edge that samples  $\overline{ADSP}$ . Read data is valid at the output after the specified delay from the clock edge.

When  $\overline{ADSC}$  is sampled low and  $\overline{ADSP}$  is sampled high, a read or write cycle is started depending on the state of UW or LW. If UW and LW are both sampled high, a read cycle is started, as described above. If UW or LW is sampled low, a write cycle is begun. The address, write data, and the chip enable input (E) are sampled by the same edge that samples  $\overline{ADSC}$  and UW or LW. The ADV line is held high for this clock edge to maintain the correct address for the internal write operation which will follow this second clock edge.

After the first cycle of the write burst, The state of UW and LW determines whether the next cycle is a read or write cycle, and ADV controls the advance of the address counter. The address counter is advanced by the ADV signal. This increments the address to the next available RAM address. You write the next word in the burst by taking  $\overline{ADV}$  low and presenting the write data at the positive edge of the clock. If  $\overline{ADV}$  is sampled low, the burst counter advances and the write data -- which is sampled by the same clock -- is written into the internal RAM during the time following the clock edge.

6

## Absolute Maximum Ratings

Symbol	Rating	Com'l.	Mil.	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +135	°C
I <sub>OUT</sub>	DC Output Current	50	50	mA

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Recommended DC Operating Conditions

Symbol	Description	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0	V
Military	Ambient Temperature	-55	25	125	°C
Commercial	Ambient Temperature	-0	25	70	°C

**DC Electrical Characteristics** ( $V_{CC} = 5.0V \pm 10\%$ , All Temperature Ranges)

Symbol	Description	Test Conditions	Min.	Max.	Unit
$I_{L1}$	Input Leakage Current	$V_{CC} = \text{MAX.}, V_{IN} = \text{GND to } V_{CC}$	—	10	$\mu\text{A}$
$I_{LO1}$	Output Leakage Current	$V_{CC} = \text{MAX.}, V_{OUT} = \text{GND to } V_{CC}$	—	10	$\mu\text{A}$
$V_{OL}$	Output Low Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8\text{mA}$	0.4	—	V
$V_{OH}$	Output High Voltage	$V_{CC} = \text{Min.}, I_{OH} = 12\text{mA}$	2.4	—	V
$I_{OR}$	Output Low Drive Current	$V_{CC} = \text{Min.}, V_{OL} = 2.0 \text{ Volts}$	50	—	mA
$R_{OUT}$	Output Resistance	$\Delta V_{OL}/\Delta I_{OL} @ I_{OL} = 8\text{mA}$	21 24	38 35	$\Omega$ $\Omega$
$V_{IH}$	Input HIGH Voltage		2.2	6	V
$V_{IL}$	Input LOW Voltage		-0.5	0.8	V

NOTE: 1. Undershoots to  $-1.5$  for 10 ns are allowed once per cycle.

**Power Supply Characteristics**

Symbol	Description	Test Conditions	Min.	Max.	Unit
$I_{CC1}$	Active Supply Current: Outputs Open	$V_{CC} = \text{Max.}, F = 1/T_{CYC}$ on Rclk & Wclk	— —	— 360	mA mA
$I_{SB1}$	Standby Current: Inputs @ $V_{CC} - 0.2V$	$V_{CC} = \text{Max.}, F = 1/T_{CYC}, E = V_{IH}$	— —	— 50	mA mA
$I_{SB2}$	CMOS Standby Current: Inputs @ $V_{CC} - 0.2V$	$V_{CC} = \text{Max.}, F = 0, E = V_{CC} - 0.2V$	— —	— 12	mA mA

**Capacitance** ( $T_A = +25^\circ\text{C}, f = 1.0 \text{ Mhz}$ )

Symbol	Parameter	Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	5	pF
$C_{OUT}$	Output Leakage Current	$V_{OUT} = 0V$	8	pF

NOTES: 1. Characterized values, not currently tested.  
2. With output deselected.

## AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output Load	See Figures 1 and 2




Figure 1a. Output Load




Figure 1b. Output Disable Timing Load

## AC Electrical Characteristics ( $V_{CC} = 5V \pm 10\%$ , All Temperature Ranges)

Parameter	Symbol	-9	-10	-12	-14	-18	Type	Units	Notes
Clock Cycle time	$t_{CYC}$	15	16.6	20	25	30	Min.	ns	
Clock to Data Valid	$t_{CD}$	9	10	12	14	18	Max.	ns	5
Clock to Data Valid (No Capacitance)		8	9	10	12	16	Min.	ns	
Output Enable	$t_{OE}$	5	5	6	7	8	Max.	ns	
Clock to Data Low-Z	$t_{CLZ}$	3	3	3	3	3	Min.	ns	
Clock to Data Hold Time	$t_{CH}$	3	3	3	3	3	Min.	ns	
OE to Output Low Z <sup>(1)</sup>	$t_{OLZ}$	0	0	0	0	0	Min.	ns	1
OE to Output Hi Z <sup>(1)</sup>	$t_{OHZ}$	5	5	6	7	8	Max.	ns	1, 6
Clock to Data High-Z	$t_{CHZ}$	6	6	7	8	9	Max.	ns	1, 6
Clock High/Low	$t_W$	4	5	6	7	8	Min.	ns	
Setup Time	$t_S$	2.5	2.5	3	3	3	Min.	ns	7
Hold Time	$t_H$	0.5	0.5	0.5	0.5	0.5	Min.	ns	7

NOTES: 1. Values characterized and guaranteed by design, not currently tested.

2. A read cycle is defined by  $\overline{UW}$  and  $\overline{LW}$  high or  $\overline{ADSP}$  low for the setup and hold times. A write cycle is defined by  $\overline{LW}$  or  $\overline{UW}$  low and  $\overline{ADSP}$  high for the set up and hold times.

3. All read and write cycle timings are referenced from  $\overline{K}$  or  $\overline{G}$ .


4.  $\overline{G}$  is a don't care when  $\overline{UW}$  or  $\overline{LW}$  is sampled low.

5. Maximum access times are guaranteed for all possible i486 external bus cycles.

6. Transition is measured  $\pm 500mV$  from steady-state voltage with load of Figure 1B. This parameter is sampled rather than 100% tested. At any given voltage and temperature,  $t_{CHZ}$  max is less than  $t_{CLZ}$  min for a given device and from device to device.


7. This is a synchronous device. All addresses must meet the specified setup and hold times for ALL rising edges of  $\overline{K}$  whenever  $\overline{ADSP}$  or  $\overline{ADSC}$  is low, and the chip is enabled. Chip enable must be valid at each rising edge of clock for the device (when  $\overline{ADSP}$  or  $\overline{ADSC}$  is low) to remain enabled.

**ADSP Read Timing Diagram**



6


### ADSP Write Timing Diagram



NOTE:  $\bar{W}$  is ignored for the first cycle when  $\bar{ADSP}$  initiates the burst.  $\bar{ADSP}$  active loads a new address into the address counter and forces the first cycle to be a read cycle.




### ADSC Read Timing Diagrams



6

# ADSC Write Timing Diagram



# Ordering Information

