

128K**XM20C128S****16K x 8**

High Speed AUTOSTORE™ NOVRAM

FEATURES

- **High Speed:** $T_{AA} = 55\text{ns}$
- **NO! Batteries!!**
- **Low Power CMOS**
- **AUTOSTORE™ NOVRAM**
 - Automatically Stores RAM Data to E²PROM upon Power-fall Detection
- **Open Drain AUTOSTORE Output Pin**
 - Interrupt or Status Information
 - Linkable to System Reset Circuitry
- **Auto Recall**
 - Automatically Recalls E²PROM Data During Power-on
- **Fully Decoded Module**
- **Three Temperature Ranges**
 - Commercial
 - Industrial
- **High Reliability**
 - Endurance: 1,000,000 Store Cycles
 - Data Retention: 100 Years
- **ESD Protection**
 - $\geq 2\text{KV}$ All Pins

DESCRIPTION


The XM20C128S is a high speed nonvolatile RAM Module. It is comprised of eight Xicor X20C16 high speed NOVRAMs, a high speed "ACT" decoder and decoupling capacitors mounted on a FR-4 substrate. The XM20C128S is configured 16K x 8 and is fully decoded. The module is a 36-pin SIP conforming to the industry standard pinout for SRAMS.

The XM20C128S fully supports the AUTOSTORE feature, providing hands-off automatic storing of RAM data into E²PROM when VCC falls below the AUTOSTORE threshold.

The XM20C128S is a highly reliable memory component, supporting unlimited writes to RAM, a minimum 1,000,000 store cycles and a minimum 100 year data retention.

XM20C128S

FUNCTIONAL BLOCK DIAGRAM



3879 FHD F01

XM20C128S

PIN DESCRIPTIONS

Addresses (A_0 – A_{13})

The address inputs select an 8-bit memory location during read and write operations.

Chip Enable (\overline{CE})

The chip enable input must be LOW to enable all read, write and user requested nonvolatile operations.

Output Enable (\overline{OE})

During normal RAM operations \overline{OE} controls the data output buffers. If a hardware nonvolatile operation is selected ($\overline{NE} = \overline{CE} = \text{LOW}$) and \overline{WE} strobes LOW a recall operation will be initiated.

\overline{OE} LOW will always disable a STORE operation regardless of the state of \overline{NE} , \overline{WE} , and \overline{CE} so long as the internal transfer has not commenced.

Write Enable (\overline{WE})

During normal RAM operations $\overline{WE} = \overline{CE} = \text{LOW}$ will cause data to be written to the RAM address pointed to by the A_0 – A_{12} inputs.

Nonvolatile Enable (\overline{NE})

The nonvolatile input controls the transfer of data from the E²PROM array to the RAM array, when strobed LOW in conjunction with $\overline{CE} = \overline{OE} = \text{LOW}$.

Data In/Data Out (I/O_0 – I/O_7)

Data is written to or read from the X20C128S through the I/O pins. The I/O pins are placed in the high impedance state when either \overline{CE} or \overline{OE} is HIGH or when \overline{NE} is LOW.

AUTOSTORE Output (\overline{AS})

\overline{AS} is an open drain output. When it is asserted (driving LOW) it indicates V_{CC} has fallen below the AUTOSTORE threshold and an internal store operation has been initiated. Because \overline{AS} is an open drain output it may be wire-ORed with multiple open drain outputs and used as an interrupt input or as an input to a power on reset circuit.

PIN CONFIGURATION

\overline{NE}	1
V_{CC}	2
\overline{WE}	3
I/O_2	4
I/O_3	5
I/O_0	6
A_1	7
A_2	8
A_3	9
A_4	10
V_{SS}	11
I/O_5	12
A_{10}	13
A_{11}	14
A_5	15
A_{13}	16
NC	17
\overline{AS}	18
\overline{CE}	19
NC	20
NC	21
A_{12}	22
NC	23
A_6	24
I/O_1	25
V_{SS}	26
A_0	27
A_7	28
A_8	29
A_9	30
I/O_7	31
I/O_4	32
I/O_6	33
NC	34
V_{CC}	35
\overline{OE}	36

3879 FHD F02

XM20C128S

DEVICE OPERATION

RAM operations are identical to those of a standard SRAM. When \overline{OE} and \overline{CE} are asserted data is presented at the I/Os from the address location pointed to by the A_0 – A_{13} inputs.

RAM write operations are initiated and the address input is latched by the HIGH to LOW transition of \overline{CE} or \overline{WE} , whichever occurs last. Data are latched on the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first.

An array recall, E²PROM data transferred to RAM, is initiated whenever $\overline{OE} = \overline{NE} = \overline{CE} = \text{LOW}$. A recall is also performed automatically upon power up.

Command Sequence Operations

The X20C128S employs a version of the industry standard Software Data Protection (SDP). The end user can

select various options for transferring data from RAM into the E²PROM array.

All command sequences are comprised of three specific data/address write operations performed with \overline{NE} LOW. A Store operation can be directly selected by issuing an Immediate Store command. The user may also enable and disable the AUTOSTORE function through the software data protection sequence.

Operational Notes

The X20C128S should be viewed as a subsystem when writing software for the various store operations. The module contains eight discrete components each needing to be set to the required state individually. The three high order address bits (A_{11} , A_{12} and A_{13}) select only one of the eight components.

TABLE 1. COMMAND SEQUENCE

Step	Operation	A_0 – A_{10} *	Data Pattern	Command [Hex]	Function
1	Write	555	AA	CC	Enable AUTOSTORE
2	Write	2AA	55	CD	Disable AUTOSTORE
3	Write	555	Command	33	Perform Immediate Store

**It should be noted, the high order addresses should remain stable during the operations. It should also be noted that these commands are not global, that is only one device on the module will be affected by each command operation.*

MODE SELECTION

\overline{CE}	\overline{WE}	\overline{NE}	\overline{OE}	Mode	I/O State	Power
H	X	X	X	Module Not Selected	High Z	Standby
L	H	H	L	Read RAM	Data Output	Active
L	L	H	X	Write RAM	Data Input	Active
L	L	L	H	Issue Software Command	Data Input	Active
L	H	H	H	Output Disabled	High Z	Active
L	H	L	L	Hardware Array Recall	High Z	Active
L	H	L	H	No Op	High Z	Active
L	L	L	L	Not Allowed	High Z	Active

3879 PGM T04

XM20C128S

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-65°C to +125°C
Storage Temperature	-65°C to +125°C
Voltage on any Pin with Respect to Ground	-1.0V to +7V

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the module. This is a stress rating only and the functional operation of the module at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect module reliability.

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	70°C
Industrial	-40°C	+85°C

3879 PGM T06

Supply Voltage	Limits
XM20C128S	5V ±10%

3879 PGM T07

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Limits			Test Conditions
		Min.	Max.	Units	
I _{CC1}	V _{CC} Active Current		200	mA	$\overline{NE} = \overline{WE} = V_{IH}$, $\overline{CE} = \overline{OE} = V_{IL}$ Address Inputs = TTL Inputs @ f = 20MHz All I/Os = Open
I _{CC2}	V _{CC} Active Current (AUTOSTORE)		20	mA	All Inputs = V _{IH} , All I/Os - Open
I _{SB}	V _{CC} Standby Current		3.0	mA	All Inputs = V _{CC} -0.3V All I/Os = Open
I _{LI}	Input Leakage Current		10	μA	V _{IN} = GND to V _{CC}
I _{LO}	Output Leakage Current		10	μA	V _{IN} = GND to V _{CC} , $\overline{CE} = V_{IH}$
V _{IL} (1)	Input Low Voltage	-0.5	0.8	V	
V _{IH} (1)	Input High Voltage	2.0	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 5mA
V _{OLAS}	AUTOSTORE Output Voltage		0.4	V	I _{OLAS} = 1mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -4mA

3879 PGM T08

POWER-UP TIMING

Symbol	Parameter	Max.	Units
t _{PUR}	Power-Up (V _{CC} Min.) to RAM Operation	500	μs
t _{PUST}	Power-Up (V _{CC} Min.) to Store Operation	5	ms

3879 PGM T09

CAPACITANCE T_A = 25°C, F = 1.0MHZ, V_{CC} = 5V.

Symbol	Test	Max.	Units	Conditions
C _{I/O} (2)	Input/Output Capacitance	80	pF	V _{I/O} = 0V
C _{IN} (2)	Input Capacitance	48	pF	V _{IN} = 0V

3879 PGM T10

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested.
(2) This parameter is periodically sampled and not 100% tested.

XM20C128S


A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified)

Read Cycle Limits

Symbol	Parameter	Limits		Units
		Min.	Max.	
t_{RC}	Read Cycle Time	55		ns
t_{CE}	Chip Enable Access Time		55	ns
t_{AA}	Address Access Time		55	ns
t_{OE}	Output Enable Access Time		30	ns
$t_{LZ}^{(3)}$	CE Low to Output in Low Z	0		ns
$t_{OLZ}^{(3)}$	OE Low to Output in Low Z	0		ns
$t_{HZ}^{(3)}$	CE High to Output in Low Z	0	25	ns
$t_{OHZ}^{(3)}$	OE High to Output in Low Z	0	25	ns
t_{OH}	Output Hold	0		ns

3879 PGM T03


Read Cycle Timing Diagram



3879 FHD F05

Note: (3) t_{LZ} min., t_{HZ} min., t_{OLZ} min., and t_{OHZ} min. are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven.

EQUIVALENT TEST LOAD CIRCUIT



3879 FHD F07


XM20C128S

Write Cycle Limits

Symbol	Parameter	Limits		Units
		Min.	Max.	
t _{WC}	Write Cycle Time	55		ns
t _{WP}	WE Pulse Width	40		ns
t _{CW}	CE Pulse Width	40		ns
t _{AS}	Address Setup	0		ns
t _{DS}	Data Setup	25		ns
t _{DH}	Data Hold	0		ns
t _{OW}	Output Active from End of Write		5	ns
t _{WR}	End of Write to Read	0		ns

3879 PGM T02

Write Cycle Timing Diagram



3879 FHD F04

XM20C128S


Array Recall Timing

Symbol	Parameter	Limits		Units
		Min.	Max.	
t_{RCC}	Array Recall Time		10	
t_{RCP}	Recall Strobe Pulse Width	50		
t_{RWE}	Delay From WE HIGH to Recall	0		

3879 PGM T05

Note: The recall sequence must be repeated for each memory component individually. This is accomplished by sequencing through the Array Recall Cycle with all eight combinations of A_{11} , A_{12} and A_{13} .

Array Recall Cycle



XM20C128S

Command Sequence Timing Limits

Symbol	Parameter	Limits		Units
		Min.	Max.	
t_{STO}	Store Time		5	ns
t_{SP}	Command Write Pulse Width	50		ns
t_{SPH}	Inter Command Delay	55		ns

Note: All write command sequence timings must conform to the standard write timing requirements.

3879 PGM T01

Command Write Sequence

