### XM20C128S 16K x 8 128K

# High Speed AUTOSTORE™ NOVRAM

### **FEATURES**

- . High Speed: TAA = 55ns
- NO! Batteries!!
- Low Power CMOS
- AUTOSTORE™ NOVRAM
  - --- Automatically Stores RAM Data to E<sup>2</sup>PROM upon Power-fall Detection
- Open Drain AUTOSTORE Output Pin
- -Interrupt or Status Information
- -Linkable to System Reset Circuitry
- Auto Recall
  - -Automatically Recalls E2PROM Data During Power-on
- Fully Decoded Module
- Three Temperature Ranges
  - -Commercial
  - -- Industrial
- High Reliability
  - -Endurance: 1,000,000 Store Cycles
  - -Data Retention: 100 Years
- ESD Protection -->2KV All Pins


# **DESCRIPTION**

The XM20C128S is a high speed nonvolatile RAM Module, It is comprised of eight Xicor X20C16 high speed NOVRAMs, a high speed "ACT" decoder and decoupling capacitors mounted on a FR-4 substrate. The XM20C128S is configured 16K x 8 and is fully decoded. The module is a 36-pin SIP conforming to the industry standard pinout for SRAMS.

The XM20C128S fully supports the AUTOSTORE feature, providing hands-off automatic storing of RAM data into E2PROM when VCC falls below the AUTOSTORE threshold.

The XM20C128S is a highly reliable memory component, supporting unlimited writes to RAM, a minimum 1,000,000 store cycles and a minimum 100 year data retention.

### **FUNCTIONAL BLOCK DIAGRAM**



### PIN DESCRIPTIONS

### Addresses (An-A13)

The address inputs select an 8-bit memory location during read and write operations.

### Chip Enable (CE)

The chip enable input must be LOW to enable all read, write and user requested nonvolatile operations.

### Output Enable (OE)

During normal RAM operations  $\overline{OE}$  controls the data output buffers. If a hardware nonvolatile operation is selected ( $\overline{NE} = \overline{CE} = LOW$ ) and  $\overline{WE}$  strobes LOW a recall operation will be initiated.

OELOW will always disable a STORE operation regardless of the state of NE, WE, and CE so long as the internal transfer has not commenced.

### Write Enable (WE)

During normal RAM operations  $\overline{WE} = \overline{CE} = LOW$  will cause data to be written to the RAM address pointed to by the  $A_0$ – $A_{12}$  inputs.

### Nonvolatile Enable (NE)

The nonvolatile input controls the transfer of data from the E²PROM array to the RAM array, when strobed LOW in conjunction with  $\overline{CE} = \overline{OE} = LOW$ .


### Data In/Data Out (I/O<sub>0</sub>-I/O<sub>7</sub>)

Data is written to or read from the X20C128S through the I/O pins. The I/O pins are placed in the high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is HIGH or when  $\overline{NE}$  is LOW.

### **AUTOSTORE Output (AS)**

 $\overline{\text{AS}}$  is an open drain output. When it is asserted (driving LOW) it indicates V<sub>CC</sub> has fallen below the AUTOSTORE threshold and an internal store operation has been initiated. Because  $\overline{\text{AS}}$  is an open drain output it may be wire-ORed with multiple open drain outputs and used as an interrupt input or as an input to a power on reset circuit.

### PIN CONFIGURATION



### XM20C128S

### **DEVICE OPERATION**

RAM operations are identical to those of a standard SRAM. When  $\overline{OE}$  and  $\overline{CE}$  are asserted data is presented at the I/Os from the address location pointed to by the A<sub>0</sub>-A<sub>13</sub> inputs.

RAM write operations are initiated and the address input is latched by the HIGH to LOW transition of  $\overline{CE}$  or  $\overline{WE}$ , Whichever occurs last. Data are latched on the rising edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first

An array recall, E<sup>2</sup>PROM data transferred to RAM, is initiated whenever  $\overline{OE} = \overline{NE} = \overline{CE} = LOW$ . A recall is also performed automatically upon power up.

### **Command Sequence Operations**

The X20C128S employs a version of the industry standard Software Data Protection (SDP). The end user can

select various options for transferring data from RAM into the E<sup>2</sup>PROM array.

All command sequences are comprised of three specific data/address write operations performed with NE LOW. A Store operation can be directly selected by issuing an Immediate Store command. The user may also enable and disable the AUTOSTORE function through the software data protection sequence.

### **Operational Notes**

The X20C128S should be viewed as a subsystem when writing software for the various store operations. The module contains eight discrete components each needing to be set to the required state individually. The three high order address bits  $(A_{11},\,A_{12}$  and  $A_{13})$  select only one of the eight components.

TABLE 1. COMMAND SEQUENCE

Step	Operation	A <sub>0</sub> -A <sub>10</sub> *	Data Pattern	Command [Hex]	Function
1	Write	555	AA	CC	Enable AUTOSTORE
2	Write	2AA	55	CD	Disable AUTOSTORE
3	Write	555	Command	33	Perform Immediate Store

<sup>\*</sup>It should be noted, the high order addresses should remain stable during the operations. It should also be noted that these commands are not global, that is only one device on the module will be affected by each command operation.

### **MODE SELECTION**

CE	WE	NE	ŌE	Mode	I/O State	Power
Н	X	X	Х	Module Not Selected	High Z	Standby
L	Н	Н	L	Read RAM		
Ļ	L	Н	X	Write RAM Data Input		Active Active
L	L	L	Н	Issue Software Command Data Input		Active
<u>L</u>	Н	Н	Н	Output Disabled High Z		Active
_ <u>L</u>	Н	L	L	Hardware Array Recall High Z		Active
L	Н	L	Н	No Op	High Z	Active
L	L	L	L	Not Allowed	High Z	Active

3879 PGM T04

### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	65°C to +125°C
Storage Temperature	
Voltage on any Pin with	
Respect to Ground	1.0V to +7V

### RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	70°C
Industrial	-40°C	+85°C
		3879 PGM TO

### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the module. This is a stress rating only and the functional operation of the module at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect module reliability.

Supply Voltage	Limits
XM20C128S	5V ±10%
	3879 PGM T07

### D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

			Limits		
Symbol	Parameter	Min.	Max.	Units	Test Conditions
lcc1	V <sub>CC</sub> Active Current		200	mA	$\overline{NE} = \overline{WE} = V_{IH}$ , $\overline{CE} = \overline{OE} = V_{IL}$ Address Inputs = TTL Inputs @ f = 20MHz All I/Os = Open
I <sub>CC2</sub>	V <sub>CC</sub> Active Current (AUTOSTORE)		20	mA	All Inputs = V <sub>IH</sub> , All I/Os - Open
ISB	V <sub>CC</sub> Standby Current		3.0	mA	All Inputs = V <sub>CC</sub> -0.3V All I/Os = Open
Пи	Input Leakage Current		10	μΑ	V <sub>IN</sub> = GND to V <sub>CC</sub>
ILO	Output Leakage Current		10	μΑ	V <sub>IN</sub> = GND to V <sub>CC</sub> , CE = V <sub>IH</sub>
V <sub>IL</sub> (1)	Input Low Voltage	-0.5	0.8	V	
V <sub>IH</sub> (1)	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	٧	
VoL	Output Low Voltage		0.4	٧	I <sub>OL</sub> = 5mA
VOLAS	AUTOSTORE Output Voltage		0.4	٧	I <sub>OLAS</sub> = 1mA
VoH	Output High Voltage	2.4		V	I <sub>OH</sub> = -4mA

3879 PGM T08

### **POWER-UP TIMING**

mbol	Parameter	Max.	Units
UR	Power-Up (V <sub>CC</sub> Min.) to RAM Operation	500	μs
UST	Power-Up (V <sub>CC</sub> Min.) to Store Operation	5	ms
JST	Power-Up (V <sub>CC</sub> Min.) to Store Operation	5	L.

# CAPACITANCE $T_A = 25$ °C, F = 1.0MHZ, $V_{CC} = 5$ V.

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> (2)	Input/Output Capacitance	80	pF	$V_{I/O} = 0V$
C <sub>IN</sub> (2)	Input Capacitance	48	pF	$V_{IN} = 0V$

Notes: (1) Vil min. and VIH max. are for reference only and are not tested.

(2) This parameter is periodically sampled and not 100% tested.


3879 PGM T10

# A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified) Read Cycle Limits

		Lin	Limits		
Symbol	Parameter	Min.	Max.	Units	
tRC	Read Cycle Time	55		ns	
t <sub>CE</sub>	Chip Enable Access Time		55	ns	
t <sub>AA</sub>	Address Access Time		55	ns	
toE	Output Enable Access Time		30	ns	
t <sub>LZ</sub> (3)	CE Low to Output in Low Z	0		ns	
toLZ <sup>(3)</sup>	OE Low to Output in Low Z	0		ns	
t <sub>HZ</sub> (3)	CE High to Output in Low Z	0	25	ns	
t <sub>OHZ</sub> (3)	OE High to Output in Low Z	0	25	ns	
toh	Output Hold	0		ns	


### **Read Cycle Timing Diagram**

3879 PGM T03



Note: (3) t<sub>LZ</sub> min., t<sub>HZ</sub> min., t<sub>OLZ</sub> min., and t<sub>OHZ</sub> min. are periodically sampled and not 100% teseted. t<sub>HZ</sub> max. and t<sub>OHZ</sub> max. are measured from the point when  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  return high (whichever occurs first) to the time when the outptus are no longer driven.

### **EQUIVALENT TEST LOAD CIRCUIT**




# Write Cycle Limits

		Lin	Limits		
Symbol	Parameter	Min.	Max.	Units	
twc	Write Cycle Time	55		ns	
twe	WE Pulse Width	40		ns	
tcw	CE Pulse Width	40		ns	
tas	Address Setup	0		ns	
t <sub>DS</sub>	Data Setup	25		ns	
t <sub>DH</sub>	Data Hold	0		ns	
tow	Output Active from End of Write		5	ns	
twn	End of Write to Read	0		ns	

3879 PGM T02

# Write Cycle Timing Diagram




### **Array Recall Timing**

		Lin	nits	
Symbol	Parameter	Min.	Max.	Units
t <sub>RCC</sub>	Array Recall Time		10	
tRCP	Recall Strobe Pulse Width	50		<b> </b>
t <sub>RWE</sub>	Delay From WE HIGH to Recall	0		†

3879 PGM T05

Note: The recall sequence must be repeated for each memory component individually. This is accolmplished by sequencing through the Array Recall Cycle with all eight combinations of A<sub>11</sub>, A<sub>12</sub> and A<sub>13</sub>.

### **Array Recall Cycle**



# **Command Sequence Timing Limits**

		Limits		
Symbol	Parameter	Min.	Max.	Units
tsто	Store Time		5	ns
tsp	Command Write Pulse Width	50		ns
t <sub>SPH</sub>	Inter Command Delay	55		ns

Note: All write command sequence timings must confrom to the standard write timing requirements.

3879 PGM T01

### **Command Write Sequence**

