



General Description

The MAX16974 is a 2A, current-mode, step-down converter with an integrated high-side switch. It is designed to operate with 3.5V to 28V input voltages, while using only 35µA guiescent current at no load. The switching frequency is adjustable from 220kHz to 2.2MHz by an external resistor and can be synchronized to an external clock. The output voltage is pin selectable to be 5V fixed or 1V to 10V adjustable. The wide input voltage range makes the device ideal for automotive and industrial applications.

The device operates in skip mode for reduced current consumption in light-load applications. An adjustable reset threshold helps keep microcontrollers alive down to their lowest specified input voltage. Protection features include cycle-by-cycle current limit, overvoltage, and thermal shutdown with automatic recovery. The device also features a power-good monitor to ease powersupply sequencing.

The device operates over the -40°C to +125°C automotive temperature range and is available in a 16-pin TSSOP-EP package.

Applications

Automotive Industrial

Features

- ♦ Wide 3.5V to 28V Input Voltage Range
- **♦ 42V Input Transient Tolerance**
- ♦ 5V Fixed or 1V to 10V Adjustable Output Voltage
- ♦ Integrated 2A Internal High-Side Switch
- ♦ Adjustable Switching Frequency (220kHz to 2.2MHz)
- ♦ Operates Through Cold Crank with High Duty Cycle
- ♦ Frequency Synchronization Input
- ♦ Internal Boost Diode
- ♦ 35µA Skip-Mode Operating Current
- ♦ 5µA Typical Shutdown Current
- ◆ Adjustable Power-Good Output Level and Timing
- ♦ 3.3V Logic Level to 42V Compatible Enable Input
- Current-Limit, Thermal-Shutdown, and Overvoltage Protections
- **♦** Automotive Temperature Range: -40°C to +125°C
- ♦ AEC-Q100 Qualified


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE		
MAX16974AUE/V+	-40°C to +125°C	16 TSSOP-EP*		

N Denotes an automotive qualified part.

- +Denotes a lead(Pb)-free/RoHS-compliant package.
- *EP = Exposed pad.

Typical Application Circuit



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

SUP, SUPSW, EN to GND	0.3V to +45V
SUP to SUPSW, LX	0.3V to +0.3V
BST to GND	0.3V to +47V
BST to LX	0.3V to +6V
OUT to GND	0.3V to +12V
RESETI, FOSC, COMP, BIAS, FSYNC, CRES,	
RES, FB to GND	0.3V to +6V
Output Short-Circuit Duration	Continuous

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
TSSOP (derate 26.1mW/°C above +70°C).	2088.8mW*
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TSSOF

Junction-to-Ambient Thermal Resistance (θJA)......38.3°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{SUP} = V_{SUPSW} = 14V, L1 = 4.7\mu\text{H}, V_{EN} = 14V, C_{IN} = 10\mu\text{F}, C_{OUT} = 22\mu\text{F}, C_{BIAS} = 1\mu\text{F}, C_{BST} = 0.1\mu\text{F}, C_{CRES} = 1n\text{F}, R_{FOSC} = 12.1k\Omega$, T_A = T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	VSUP	Normal operation	3.5		28	V
Cupaly Current	loup	Normal operation, I _{LOAD} = 1.5A		2	3	mA
Supply Current	ISUP	Skip mode, no load, Vout = 5V		35	50	μΑ
Shutdown Supply Current		V _{EN} = 0V		5	10	μA
BIAS Regulator Voltage	VBIAS	VSUP = VSUPSW = 6V to 42V, VOUT > 6V	4.9	5.1	5.4	V
BIAS Undervoltage Lockout	Vuvbias	V _{BIAS} rising	2.85	3.05	3.25	V
BIAS Undervoltage Lockout Hysteresis	VUVBIAS_ HYS			350		mV
Thermal-Shutdown Threshold				175		°C
OUTPUT VOLTAGE (OUT)				-		
Outing at Malta are	\/a=	Normal operation, V _{FB} = V _{BIAS} , I _{LOAD} = 2A, T _A = +25°C	4.95	5	5.05	V
Output Voltage	Vout	Normal operation, V _{FB} = V _{BIAS} , I _{LOAD} = 2A, -40°C < T _A <+125°C	4.9	5	5.1	V
Skip-Mode Output Voltage	VOUT_SKIP	No load, VFB = VBIAS (Note 2)	4.95	5.05	5.2	V
Load Regulation		V _{OUT} = 5V, V _{FB} = V _{BIAS} ; 400mA < I _{LOAD} < 2A		1		%
Line Regulation		6V < V _{SUP} < 28V		0.02		%/V
BST Input Current	IBST	100% duty cycle, VBST - VLX = 5V		1.5	3	mA
LX Current Limit	ILX		2.5	3	3.5	А
Skip-Mode Current Threshold	ISKIP_TH			240		mA

^{*}As per JEDEC 51 standard (multilayer board).

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{SUP} = V_{SUPSW} = 14V, L1 = 4.7 \mu H, V_{EN} = 14V, C_{IN} = 10 \mu F, C_{OUT} = 22 \mu F, C_{BIAS} = 1 \mu F, C_{BST} = 0.1 \mu F, C_{CRES} = 1nF, R_{FOSC} = 12.1 k\Omega$, $T_A = T_J = -40 ^{\circ}C$ to $+125 ^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25 ^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Power-Switch On-Resistance	Ron	RON measured between SUPSW and LX, ILX = 500mA		185	400	mΩ
		VSUP = 28V, VLX = 0V, TA = +25°C			1	
LX Leakage Current	I _{LX,} LEAK	V _{SUP} = 28V, V _L X = 0V, T _A = +125°C		0.04		μA
TRANSCONDUCTANCE AMPLIF	IER (COMP)					
FB Input Current	I _{FB}			20		nA
FB Regulation Voltage	VFB	FB connected to an external resistive divider, TA = +25°C	0.99	1.0	1.01	V
rb negulation voltage	N-FB	FB connected to an external resistive divider, -40°C < TA < +125°C	0.985	1.0	1.015	V
FB Line Regulation	ΔVLINE	6V < V _{SUP} < 28V		0.02		%/V
Transconductance (from FB to COMP)	gm,EA	VFB = 1V, VBIAS = 5V		1000		μS
Minimum On-Time	tmin,on			120		ns
Cold-Crank Event Duty Cycle	DCcc			92		%
OSCILLATOR FREQUENCY						
Oscillator Frequency		RFOSC = $120k\Omega$	190	260	310	kHz
Oscillator Frequency		$R_{FOSC} = 12.1k\Omega$	2.00	2.20	2.48	MHz
EXTERNAL CLOCK INPUT (FSYI	NC)					
External Input Clock Acquisition Time	tFSYNC			4		Cycles
External Input Clock High Threshold	VFSYNC_HI	VFSYNC rising	1.5			V
External Input Clock Low Threshold	VFSYNC_LO	VFSYNC falling			0.5	V
FSYNC Pulldown Resistance	IFSYNC			510		kΩ
0 (1 0) 1 T		fsw = 220kHz		9.3		
Soft-Start Time	tss	fsw = 2.2MHz		0.93		ms
ENABLE INPUT (EN)						
Enable-On Threshold Voltage Low	VEN_LO				0.7	V
Enable-On Threshold Voltage High	V _{EN_} HI		2.2			V
Enable Threshold Voltage Hysteresis	V _{EN,H} YS			0.35		V
Enable Input Current	IEN			0.5		μΑ
RESET						
	VTH_RISING	V _{FB} rising, V _{RESETI} = 0V	0.88	0.90	0.92	.,
Reset Internal Switching Level	VTH_FALLING		0.83	0.85	0.87	- V
RESETI Threshold Voltage	VRESETI_LO	VRESETI falling	1.13	1.2	1.27	V
CRES Threshold Voltage	VCRES_HI	VCRES rising	1.1	1.25	1.45	V
CRES Threshold Hysteresis	VCRES_HYS			0.04		V
RESETI Input Current	IRESET	VRESETI = 0V		0.02		μΑ

T ELECTRICAL CHARACTERISTICS (continued)


(V_{SUP} = V_{SUPSW} = 14V, L1 = 4.7μH, V_{EN} = 14V, C_{IN} = 10μF, C_{OUT} = 22μF, C_{BIAS} = 1μF, C_{BST} = 0.1μF, C_{CRES} = 1nF, R_{FOSC} = 12.1k Ω , T_A = T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CRES Source Current	ICRES	V _{OUT} in regulation	9.5	10	10.5	μΑ
CRES Pulldown Current	ICRES_PD	V _{OUT} out of regulation	1			mA
RES Sink Current		VRES pulls low, VRES > 0.4V	1			mA
RES Leakage Current (Open- Drain Output)		V _{OUT} in regulation, T _A = +25°C			1	μΑ
Reset Debounce Time	tres_deb	VRESETI falling		25		μs


Note 2: Guaranteed by design; not production tested.


Typical Operating Characteristics


(VSUP = VSUPSW = 14V, VOUT = 5V, FSYNC = GND, fosc = 400kHz, TA = +25°C, unless otherwise noted. See Figure 1.)















Typical Operating Characteristics (continued)


(VSUP = VSUPSW = 14V, VOUT = 5V, FSYNC = GND, fosc = 400kHz, TA = +25°C, unless otherwise noted. See Figure 1.)

















Typical Operating Characteristics (continued)


(VSUP = VSUPSW = 14V, VOUT = 5V, FSYNC = GND, fosc = 400kHz, TA = +25°C, unless otherwise noted. See Figure 1.)






FSYNC TRANSITION FROM INTERNAL TO EXTERNAL FREQUENCY (5V/2.2MHz CONFIGURATION)






SWITCHING FREQUENCY vs. ILOAD




STARTUP INTO HEAVY LOAD (5V/2.2MHz)




Typical Operating Characteristics (continued)

(VSUP = VSUPSW = 14V, VOUT = 5V, FSYNC = GND, fosc = 400kHz, TA = +25°C, unless otherwise noted. See Figure 1.)


OUTPUT RESPONSE TO SLOW INPUT RAMP UP (5V/400kHz)



OUTPUT RESPONSE TO SLOW INPUT RAMP DOWN (5V/2.2MHz)



DIPS AND DROP TEST







Figure 1. 3.3V Fixed Output Voltage Configuration

Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	CRES	Analog Reset Timer. CRES sources 10µA (typ) of current into an external capacitor to set the reset timeout period. Reset timeout period is defined as the time between the start of output regulation and RES going high impedance. Leave unconnected for minimum delay time.
2	FOSC	Resistor-Programmable Switching-Frequency Setting Control Input. Connect a resistor from FOSC to GND to set the switching frequency.
3	FSYNC	Synchronization Input. The device synchronizes to an external signal applied to FSYNC. The external signal period must be 10% shorter than the internal clock period for proper operation.
4	I.C.	Internally Connected. Connect to GND.
5	COMP	Error Amplifier Output. Connect an RC network from COMP to GND for stable operation. See the <i>Compensation Network</i> section for more details.
6	FB	Feedback Input. Connect an external resistive divider from OUT to FB and GND to set the output voltage. Connect to BIAS to set the output voltage to 5V.
7	OUT	Supply Input. OUT provides power to the internal circuitry when the output voltage of the converter is set between 3V and 5V.
8	GND	Ground
9	BIAS	Linear Regulator Output. BIAS powers up the internal circuitry. Bypass with a 1µF capacitor to ground.
10	BST	High-Side Driver Supply. Connect a 0.1µF capacitor between LX and BST for proper operation.
11	SUP	Voltage Supply Input. SUP powers up the internal linear regulator. Connect a minimum of 1µF capacitor from SUP to GND close to the IC. Connect SUP to SUPSW.
12	LX	Inductor Switching Node. Connect a Schottky diode between LX and GND.
13	SUPSW	Internal High-Side Switch Supply Input. SUPSW provides power to the internal switch. For most applications, connect 4.7µF and 0.1µF capacitors between SUPSW and GND close to the IC. See the <i>Input Capacitor</i> section for more details.
14	EN	Battery-Compatible Enable Input. Drive EN low to disable the device. Drive EN high to enable the device.
15	RES	Open-Drain Active-Low Reset Output. RES asserts when VOUT is below the reset threshold set by RESETI.
16	RESETI	Reset Threshold Level Input. Connect to a resistive divider to set the reset threshold for RES. Connect to GND to enable the internal reset threshold.
_	EP	Exposed Pad. Connect EP to a large-area contiguous copper ground plane for effective power dissipation. Do not use as the only IC ground connection. EP must be connected to GND.

Detailed Description

The MAX16974 is a constant-frequency, current-mode, automotive buck converter with an integrated high-side switch. The device operates with 3.5V to 28V input voltages and tolerates input transients up to 42V. During undervoltage events, such as cold-crank conditions, the internal pass device maintains up to 92% duty cycle.

An open-drain, active-low reset output helps monitor the output voltage. The device offers an adjustable reset threshold that helps keep microcontrollers alive down to their lowest specified input voltage. A capacitor programmable reset timeout ensures proper startup.

The switching frequency is resistor programmable from 220kHz to 2.2MHz to allow optimization for efficiency, noise, and board space. A clock input, FSYNC, allows the device to synchronize to an external clock.

During light-load conditions, the device enters skip mode that reduces the quiescent current down to 35µA. The 5V fixed output voltage option eliminates the need for external resistors and reduces the supply current by up to 50µA. See Figure 2 for the internal block diagram.

Supply Voltage Range (SUP)

The device's supply voltage range (V_{SUP}) is compatible with the typical 3.5V to 28V automotive battery voltage range and can tolerate transients up to 42V.




Figure 2. Internal Block Diagram

Linear Regulator Output (BIAS)

The device includes a 5V linear regulator, VBIAS, that provides power to the internal circuitry. Connect a 1µF ceramic capacitor from BIAS to GND. If the output voltage is set between 3.0V and 5.6V, the internal linear regulator only provides power until the output is in regulation. The internal linear regulator turns off once the output is in regulation and load current is below 50mA, allowing the output to provide power to the device.

External Clock Input (FSYNC)

The device synchronizes to an external clock signal applied at FSYNC. The signal at FSYNC must have a 10% shorter period than the internal clock period for proper synchronization. The internal clock signal takes over if the externally applied signal has a frequency lower than the internal clock frequency.

Adjustable Reset Level

The device features a programmable reset threshold using a resistive divider between OUT, RESETI, and GND. Connect RESETI to GND for the internal threshold. RES asserts low when the output voltage falls to 85% of its programmed level. RES deasserts when the output voltage goes above 90% of its set voltage.

Some microprocessors have a wide input voltage range (5V to 3.3V) and can operate during device dropout. Use a resistive divider at RESETI to adjust the reset activation level (RES goes low) to lower levels. The reference voltage at RESETI is 1.2V (typ).

The device also offers a capacitor-programmable reset timeout period. Connect a capacitor from CRES to GND to adjust the reset timeout period. When the output voltage goes out of regulation, $\overline{\text{RES}}$ asserts low, and the reset timing capacitor discharges with a 1mA pulldown current. Once the output is back in regulation, the reset timing capacitor recharges with 10µA (typ) current. $\overline{\text{RES}}$ stays low until the voltage at CRES reaches 1.25V (typ).

Dropout Operation

The device has an effective maximum duty cycle to help refresh the BST capacitor when continuously operated in dropout. When the high-side switch is on for three consecutive clock cycles, the device forces the high-side switch off during the final 35% of the fourth clock cycle. When the high-side switch is off, the LX node is pulled low by current flowing through the external

Schottky diode. This increases the voltage across the BST capacitor. To ensure that the inductor has enough current to pull LX to ground, an internal load sinks current from V_{OUT} when the device is close to dropout and when the external load is small. Once the input voltage is increased above the dropout region, the device continues to regulate without restarting.

If the device has neither external clock nor external load, the effective maximum duty cycle is 92% when operating deep into dropout. This effective maximum duty cycle is influenced by the external load and by the external synchronized clock, if any.

System Enable (EN)

An enable-control input (EN) activates the device from its low-power shutdown mode. EN is compatible with inputs from automotive battery level down to 3.3V. The high-voltage compatibility allows EN to be connected to SUP, KEY/KL30, or the INH pin of a CAN transceiver.

EN turns on the internal regulator. Once V_{BIAS} is above the internal lockout level, $V_{UVL} = 3.05V$ (typ), the controller activates and the output voltage ramps up within 2048 cycles of the switching frequency.

A logic-low at EN shuts down the device. During shutdown, the internal linear regulator and gate drivers turn off. Shutdown is the lowest power state and reduces the quiescent current to $5\mu A$ (typ). Drive EN high to bring the device out of shutdown.

Overvoltage Protection

The device includes an overvoltage protection circuit that protects the device when there is an overvoltage condition at the output. If the output voltage increases by more than 10% of its set voltage, the device stops switching. The device resumes regulation once the overvoltage condition is removed.

Overload Protection

The overload protection circuitry is activated when the device is in current limit and VOUT is below the reset threshold. Under these conditions the device enters a soft-start mode. If the overcurrent condition is removed before the soft-start mode is over, the device regulates the output voltage to its set value. Otherwise, the soft-start cycle repeats until the overcurrent condition is removed.

Skip Mode

During light-load operation, INDUCTOR \leq 240mA, the device enters skip-mode operation. Skip mode turns off the internal switch and allows the output to drop below regulation voltage before the switch is turned on again. The lower the load current, the longer it takes for the regulator to initiate a new cycle. Because the converter skips unnecessary cycles, the converter efficiency increases. During skip mode the quiescent current drops to $35\mu A$.

Overtemperature Protection

Thermal-overload protection limits the total power dissipation in the device. When the junction temperature exceeds $+175^{\circ}$ C (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down controller, allowing the IC to cool. The thermal sensor turns on the device again after the junction temperature cools by $+15^{\circ}$ C.

Applications Information

Output Voltage/Reset Threshold Resistive Divider Network

Although the device's output voltage and reset threshold can be set individually, Figure 3 shows a combined resistive divider network to set the desired output voltage and the reset threshold using three resistors. Use the following formula to determine the RFB3 of the resistive divider network:

$$R_{FB3} = \frac{R_{TOTAL} \times V_{REF}}{V_{OUT}}$$

where V_{REF} = 1V, R_{TOTAL} = selected total resistance of R_{FB1}, R_{FB2}, and R_{FB3} in ohms, and V_{OUT} is the desired output voltage in volts.

$$R_{FB2} = \frac{R_{TOTAL} \times V_{REF_RES}}{V_{RES}} - R_{FB3}$$

where VREF_RES is 1.2V (see the *Electrical Characteristics* table), and VRES is the desired reset threshold in volts.

The precision of the reset threshold function is dependent on the tolerance of the resistors used for the divider. Care must be taken to choose the values of the resistors. Too small a resistor value adds to the device's quiescent current, whereas if the resistors are too large, there is some noise susceptibility to the FB pin.




Figure 3. Output Voltage/Reset Threshold Resistive Divider Network

Boost Capacitor for Dropout Operation

The device has an internal boost capacitor refresh algorithm for dropout operation. This is required to ensure proper boost capacitor voltage, which delivers power to the gate drive circuitry. If the high-side MOSFET is on consecutively for 3.65 clock cycles, the internal counter detects this and turns off the high-side MOSFET for 0.35 clock cycles. This is of particular concern when VIN is falling and approaching VOUT and a minimum switching frequency of 220kHz is used.

The worst-case condition for boost capacitor refresh time is with no load on the output. For the boost capacitor to recharge completely, the LX node must be pulled to ground. If there is no current in the inductor, the LX node does not go to ground. To solve this issue, an internal load of approximately 100mA is turned on at the 6th clock cycle, which is determined by a separate counter.

In the worst-case condition with no load, the LX node does not go below ground during the first detect of the 3.65 clock cycles. It must wait for the next 3.65 clock cycles to finish. This means the soonest the LX node can go below ground is 4+3.65=7.65 clock cycles. This time does not factor in the size of the inductor and the time it takes for the inductor current to build up to 100mA (internal load).

So no-load minimum time before refresh is:

dt (no load) =
$$7.65$$
 clock cycles = 7.65 x 5μ s (at 220 kHz) = 34.77μ s




Figure 4. Switching Frequency vs. RFOSC

Assume a full 100mA is needed to refresh the BST capacitor. Depending on the size of the inductor, the time it takes to build up a full 100mA in the inductor is given by: dt (inductor) = L x di/dV (current buildup starts from the 6th clock cycle)

L = inductor value chosen in the design guide di is the required current = 100mA

dV = voltage across the inductor (assume this to be 0.5V), which means V_{IN} is greater than V_{OUT} by 0.5V If dt (inductor) < 7.65 - 6 (clock cycles), the BST capacitor should be sized as follows:

dt (no load) = 7.65 clock cycles = 34.77μ s

dV (BST capacitor) for (3.3V to 5V) output = V_{OUT} - 2.7V (2.7V is the minimum voltage allowed on the bst capacitor) If dt (inductor) > 7.65 - 6 clock cycles, then wait for the next count of 3.65 clock cycles making dt (no load) = 11.65 clock cycles.

Considering the typical inductor values used for 220kHz operation, the safe way to design the BST capacitor is to assume:

dt (no load) as 16 clock cycles

So the final BST CAPACITOR equation is:

BST_CAP = IBST(DROPOUT) x dt (no load)/dV (BST capacitor)

where

IBST(DROPOUT) = 3mA (worst case) dt (no load) = 16 clock cycles dV (BST capacitor) = VOUT - 2.7V.

Reset Timeout Period

The device offers a capacitor-adjustable reset timeout period. Connect up to $0.1\mu F$ capacitor from CRES to GND to set the timeout period. CRES can source $10\mu A$ of current. Use the following formula to set the timeout period:

RESET_TIMEOUT =
$$\frac{1.25V \times C}{10 \times 10^{-6}A} \text{ (s)},$$

where C is the capacitor from CRES to GND in Farads.

Internal Oscillator

The switching frequency, fsw, is set by a resistor (RFOSC) connected from FOSC to GND. See Figure 4 to select the correct RFOSC value for the desired switching frequency.

For example, a 2.2MHz switching frequency is set with RFOSC = $12.1k\Omega$. Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and I²R losses are lower at higher switching frequencies, but core losses, gatecharge currents, and switching losses increase.

Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (RDCR). To select inductance value, the ratio of inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a 30% peak-to-peak ripple current to average current ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR determine the inductor value as follows:

$$L = \frac{V_{OUT}(V_{SUP} - V_{OUT})}{V_{SUP}f_{SW}I_{OUT}LIR}$$

where VSUP, VOUT, and IOUT are typical values so that efficiency is optimum for typical conditions. The switching frequency is set by RFOSC (see the *Internal Oscillator* section). The exact inductor value is not critical and can be adjusted to make trade-offs among size, cost, efficiency, and transient response requirements.

Table 1. Inductor Size Comparison

INDUCTOR SIZE					
SMALLER	LARGER				
Lower price	Smaller ripple				
Smaller form factor	Higher efficiency				
Faster load response	Larger fixed-frequency range in skip mode				

Table 1 shows a comparison between small and large inductor sizes.

The inductor value must be chosen so the maximum inductor current does not reach the minimum current limit of the device. The optimum operating point is usually found between 10% and 30% ripple current. When pulse skipping (light loads), the inductor value also determines the load-current value at which PFM/PWM switchover occurs.

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Most inductor manufacturers provide inductors in standard values, such as 1.0µH, 1.5µH, 2.2µH, 3.3µH, etc. Also look for nonstandard values, which can provide a better compromise in LIR across the input voltage range. If using a swinging inductor (where the no-load inductance decreases linearly with increasing current), evaluate the LIR with properly scaled inductance values. For the selected inductance value, the actual peak-to-peak inductor ripple current (Δ INDUCTOR) is defined by:

$$\Delta I_{INDUCTOR} = \frac{V_{OUT}(V_{SUP} - V_{OUT})}{V_{SUP} \times f_{SW} \times L}$$

where Δ INDUCTOR is in A, L is in H, and fSW is in Hz.

Ferrite cores are often the best choices, although powdered iron is inexpensive and can work well at 220kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$I_{PEAK} = I_{LOAD(MAX)} + \frac{\Delta I_{INDUCTOR}}{2}$$

Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.

The input capacitor RMS current requirement (IRMS) is defined by the following equation:

$$I_{RMS} = I_{LOAD(MAX)} \frac{\sqrt{V_{OUT}(V_{SUP} - V_{OUT})}}{V_{SUP}}$$

IRMS has a maximum value when the input voltage equals twice the output voltage (VSUP = 2VOUT), so IRMS(MAX) = ILOAD(MAX)/2.

Choose an input capacitor that exhibits less than +10°C self-heating temperature rise at the RMS input current for optimal long-term reliability.

The input-voltage ripple is comprised of ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the equivalent series resistance (ESR) of the capacitor). Use low-ESR ceramic capacitors with high ripple-current capability at the input. Assume the contribution from the ESR and capacitor discharge equal to 50%. Calculate the input capacitance and ESR required for a specified input-voltage ripple using the following equations:

$$ESR_{IN} = \frac{\Delta V_{ESR}}{I_{OUT} + \frac{\Delta I_{L}}{2}}$$

where

$$\Delta I_{L} = \frac{(V_{SUP} - V_{OUT}) \times V_{OUT}}{V_{SUP} \times f_{SW} \times L}$$

and

$$C_{IN} = \frac{I_{OUT} \times D(1-D)}{\Delta V_Q \times f_{SW}}$$
 and $D = \frac{V_{OUT}}{V_{SUPSW}}$

where IOUT is the maximum output current, and D is the duty cycle.

Output Capacitor

The output filter capacitor must have low enough ESR to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault protection. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output voltage ripple. So the size of the output capacitor depends on the maximum ESR required to meet the output voltage ripple (VRIPPLE(P-P)) specifications:

$$V_{RIPPLE(P-P)} = ESR \times I_{LOAD(MAX)} \times LIR$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value.

When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent VSAG and VSOAR from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising-load edge is no longer a problem (see the VSAG and VSOAR equations in the *Transient Response* section). However, low-capacity filter capacitors typically have high-ESR zeros that can affect the overall stability. Other important criteria in the choice of the total output capacitance are the device's soft-start time and maximum current capability (see the *Soft-Start Time and Maximum Allowed Output Capacitance* section).

Soft-Start Time and Maximum Allowed Output Capacitance

The device's soft-start time depends on the selected switching frequency. The soft-start time is fixed to 2048 cycles, regardless of the switching frequency. This means at 2.2MHz the soft-start time is ~0.93ms, and at 220kHz the soft-start time is ~9.3ms.

The device is a 2A-capable switching regulator and the amount of load present at startup determines the total output capacitance allowed for a particular application.

$$C_{OUT(MAX)} \approx 2048/f_{SW} \times 1/\Delta V_{OUT} \times [I_{LX(MIN)} - I_{LOAD(MAX)}]$$

Keeping the above equation in mind, see the following table to ensure that C_{OUT} is less than maximum allowed values.

FREQUENCY = 400kHz					
Vout (V)	ILOAD (STARTUP) (A)	C _{OUT} (MAX ALLOWED)			
3.3	2	775µF			
5	2	512µF			
3.3	0	3.9mF			
5	0	2.6mF			
FREQUENCY = 2.2	FREQUENCY = 2.2MHz				
V _{OUT} (V)	ILOAD (STARTUP) (A)	COUT (MAX ALLOWED)			
3.3	2	140µF			
5	2	93µF			
3.3	0	705µF			
5	0	465µF			

Transient Response

The inductor ripple current also impacts transient response performance, especially at low VSUP - VOUT differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The total output-voltage sag is the sum of the voltage sag while the inductor is ramping up and the voltage sag before the next pulse can occur:

$$V_{SAG} = \frac{L\left(\Delta I_{LOAD(MAX)}\right)^{2}}{2C_{OUT}\left(\left(V_{SUP} \times D_{MAX}\right) - V_{OUT}\right)} + \frac{\Delta I_{LOAD(MAX)}\left(t - \Delta t\right)}{C_{OUT}}$$

where DMAX is the maximum duty factor (see the *Electrical Characteristics* table), L is the inductor value in μ H, COUT is the output capacitor value in μ F, t is the switching period (1/fSW) in μ s, and Δt equals (VOUT/VSUP x t when in fixed-frequency PWM mode, or L x 0.2 x IMAX/(VSUP - VOUT) when in skip mode. The amount of overshoot (VSOAR) during a full-load to a no-load transient due to stored inductor energy can be calculated as:

$$V_{SOAR} \approx (\Delta I_{LOAD(MAX)})^2 \times L/(2 \times C_{OUT} \times V_{OUT})$$

Rectifier Selection

The device requires an external Schottky diode rectifier as a freewheeling diode. Connect this rectifier close to the device using short leads and short PCB traces. Choose a rectifier with a continuous current rating greater than the highest output current-limit threshold (3.5A), and with a voltage rating greater than the maximum expected input voltage, VSUPSW. Use a low forward-voltage-drop Schottky rectifier to limit the negative voltage at LX. Avoid higher than necessary reverse-voltage Schottky rectifiers that have higher forward-voltage drops.

Compensation Network

The device uses an internal transconductance error amplifier with its inverting input and output available to the user for external frequency compensation. The output capacitor and compensation network determine the loop stability. The inductor and the output capacitor are chosen based on performance, size, and cost. Additionally, the compensation network optimizes the control-loop stability.

The controller uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor, so the device uses

the voltage drop across the high-side MOSFET. Currentmode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor resulting in a smaller phase shift and requiring less elaborate error-amplifier compensation than voltage-mode control. A simple single-series resistor (Rc) and capacitor (Cc) are all that is required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (Figure 5). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor (CF) from COMP to GND to cancel this ESR zero.

The basic regulator loop is modeled as a power modulator, output feedback divider, and an error amplifier. The power modulator has a DC gain set by gmc x RLOAD, with a pole and zero pair set by RI OAD, the output capacitor (COLIT). and its ESR. The following equations approximate the value for the gain of the power modulator (GAINMOD(DC)), neglecting the effect of the ramp stabilization. Ramp stabilization is necessary when the duty cycle is above 50% and is internally done for the device.

$$GAIN_{MOD(DC)} = g_{mc} \times R_{LOAD}$$

where RLOAD = VOUT/ILOUT(MAX) in Ω and gmc = 3S.

In a current-mode step-down converter, the output capacitor, its ESR, and the load resistance introduce a pole at the following frequency:

$$f_{pMOD} = \frac{1}{2\pi \times C_{OUT} \times R_{LOAD}}$$

The output capacitor and its ESR also introduce a zero at:

$$f_{zMOD} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$

When COUT is composed of "n" identical capacitors in parallel, the resulting COUT = n x COUT(EACH) and ESR = ESR(EACH)/n. Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.

The feedback voltage-divider has a gain of GAINFB = VFB/VOUT, where VFB is 1V (typ).




Figure 5. Compensation Network

The transconductance error amplifier has a DC gain of $GAINEA(DC) = gm_EA \times ROUT_EA$, where gm_EA is the error amplifier transconductance, which is 1000µS (typ), and ROUT EA is the output resistance of the error amplifier $50M\Omega$.

A dominant pole (fdpEA) is set by the compensation capacitor (Cc) and the amplifier output resistance (ROUT,EA). A zero (fZEA) is set by the compensation resistor (RC) and the compensation capacitor (CC). There is an optional pole (fpEA) set by CF and RC to cancel the output capacitor ESR zero if it occurs near the crossover frequency (fc, where the loop gain equals 1 (0dB)). Thus:

$$f_{pdEA} = \frac{1}{2\pi \times C_{C} \times (R_{OUTEA} + R_{C})}$$

$$f_{zEA} = \frac{1}{2\pi \times C_{C} \times R_{C}}$$

$$f_{pEA} = \frac{1}{2\pi \times C_{E} \times R_{C}}$$

The loop-gain crossover frequency (fc) should be set below 1/5th of the switching frequency and much higher than the power-modulator pole (fpMOD):

$$f_{pMOD} \ll f_C \le \frac{f_{SW}}{5}$$

The total loop gain as the product of the modulator gain, the feedback voltage-divider gain, and the error amplifier gain at fc should be equal to 1. So:

$$GAIN_{MOD(fC)} \times \frac{V_{FB}}{V_{OUT}} \times GAIN_{EA(fC)} = 1$$

For the case where fzMOD is greater than fc:

$$\begin{aligned} & GAIN_{EA(fC)} = g_{m,EA} \times R_{C} \\ & GAIN_{MOD(fC)} = GAIN_{MOD(DC)} \times \frac{f_{pMOD}}{f_{C}} \end{aligned}$$

Therefore:

$$GAIN_{MOD(fC)} \times \frac{V_{FB}}{V_{OUT}} \times g_{m,EA} \times R_{C} = 1$$

Solving for Rc:

$$R_{C} = \frac{V_{OUT}}{g_{mEA} \times V_{FB} \times GAIN_{MOD(fC)}}$$

Set the error-amplifier compensation zero formed by RC and CC (f_{ZEA}) at the f_{pMOD} . Calculate the value of CC as follows:

$$C_C = \frac{1}{2\pi \times f_{pMOD} \times R_C}$$

If f_{ZMOD} is less than 5 x fC, add a second capacitor, CF, from COMP to GND and set the compensation pole formed by RC and CF (f_{PEA}) at the f_{ZMOD} . Calculate the value of CF as follows:

$$C_F = \frac{1}{2\pi \times f_{zMOD} \times R_C}$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

For the case where fzmop is less than fc:

The power-modulator gain at fc is:

$$GAIN_{MOD(fC)} = GAIN_{MOD(DC)} \times \frac{f_{pMOD}}{f_{zMOD}}$$

The error-amplifier gain at fc is:

$$GAIN_{EA(fC)} = g_{m,EA} \times R_C \times \frac{f_{zMOD}}{f_C}$$

Therefore:

$$GAIN_{MOD(fC)} \times \frac{V_{FB}}{V_{OUT}} \times g_{mEA} \times R_{C} \times \frac{f_{zMOD}}{f_{C}} = 1$$

Solving for Rc:

$$R_{C} = \frac{V_{OUT} \times f_{C}}{g_{mEA} \times V_{EB} \times GAIN_{MOD(fC)} \times f_{zMOD}}$$

Set the error-amplifier compensation zero formed by RC and CC at the f_{pMOD} ($f_{zEA} = f_{pMOD}$):

$$C_C = \frac{1}{2\pi \times f_{pMOD} \times R_C}$$

If f_{ZMOD} is less than 5 x fC, add a second capacitor, CF, from COMP to GND. Set $f_{pEA} = f_{ZMOD}$ and calculate CF as follows:

$$C_F = \frac{1}{2\pi \times f_{zMOD} \times R_C}$$

PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for good PCB layout:

- 1) Use a large contiguous copper plane under the IC package. Ensure that all heat-dissipating components have adequate cooling. The bottom pad of the device must be soldered down to this copper plane for effective heat dissipation and getting the full power out of the IC. Use multiple vias or a single large via in this plane for heat dissipation.
- 2) Isolate the power components and high-current path from the sensitive analog circuitry. This is essential to prevent any noise coupling into the analog signals.
- 3) Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high-current path composed of input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible.

MAX16974

High-Voltage, 2.2MHz, 2A Automotive Step-Down Converter with Low Operating Current

4) Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCBs (2oz vs. 1oz) to enhance full-load efficiency.

- 5) The analog signal lines should be routed away from the high-frequency planes. This ensures integrity of sensitive signals feeding back into the IC.
- 6) The ground connection for the analog and power section should be close to the IC. This keeps the ground current loops to a minimum. In cases where only one ground is used, enough isolation between analog return signals and high power signals must be maintained.
- 7) Ensure a high-frequency decoupling capacitor of 0.1μF is placed next to the SUP pin of the IC. This capacitor prevents high-frequency noise from entering the SUP pin. Adding a resistor between the SUPSW and SUP pins along with the decoupling capacitor at the SUP pin is recommended to reduce noise sensitivity.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
16 TSSOP-EP	U16E+3	21-0108	90-0120

NIXIN

MAX16974

High-Voltage, 2.2MHz, 2A Automotive Step-Down Converter with Low Operating Current

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	11/10	Initial release	_
1	7/11	Corrected the GAIN _{MOD(DC)} and f _{pMOD} equations in the <i>Compensation Network</i> section	16

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.