


Falcon™ Multimedia Processor

Preliminary Datasheet

LSI LOGIC

LSI Logic's Falcon is an advanced multimedia processor for high-performance set-top box (STB) applications. Figure 1 illustrates how Falcon integrates into an LSI Logic Integra™ MPEG-2 system.

Figure 1 Falcon System Block Diagram



September 1997

Copyright © 1995–1997 by LSI Logic Corporation. All rights reserved.

1



Falcon overlays captured video and animated bitmapped graphics with live motion video using advanced chroma keying and alpha blending functions. Its other video functions include color space conversion, anti-flutter filtering, dithering, video capture, and scaling. Falcon supports both NTSC (525 lines/60 Hz) and PAL (625 lines/50 Hz) compatible displays with square pixel and ITU-R 601 pixel sampling.

Falcon supports three independent physical video planes, which include an on-screen display (OSD) plane, a 4:2:0 graphics plane, and a passthrough video plane. The OSD and 4:2:0 planes are stored in external DRAM. The passthrough video plane is live video from an MPEG-2 decoder or an auxiliary digital video source. Falcon mixes these planes to produce a single output display plane by using chroma keying and alpha blending.

Falcon contains a bit block transfer function (blitter) that fast copies rectangular pixel blocks. The blitter implements multiple logical planes within the OSD and 4:2:0 physical planes. For example, Falcon can efficiently generate logical planes that simulate a background color plane, a still picture plane, and decimated video in the 4:2:0 plane. The flexibility of these blitter functions enables Falcon to meet the requirements of a variety of applications.

Falcon includes an auxiliary video input port which can receive 8-bit or 16-bit digitized analog YCbCr video data from a digital decoder such as the SAA7110.

Falcon mixes PCM audio data (stored in DRAM), such as beeps and other sounds, with real time audio streams.

Falcon interfaces with LSI Logic's L64008 CPU/MPEG-2 Transport Demultiplexer via the external CPU bus (EBus). Falcon also interfaces with Intel and Motorola PowerPC style CPUs.

Falcon interfaces with standard and EDO DRAMs (512 kbyte, 1 Mbyte, or 2 Mbyte). Falcon addresses up to 16 Mbits of memory anywhere within a 64 Mbit DRAM address range.

Falcon is a low-power, 3.3-V device in a 208-pin plastic quad flat package (PQFP). It is manufactured using a 0.35 micron CMOS process.



Features

Video Overlay

- ◆ Overlay of captured video and bitmapped animated graphics with live motion video using chroma keying and alpha blending functions
- ◆ Seamless interface with LSI Logic's L64005/L64105 MPEG-2 decoders for digital video input
- ◆ YCbCr 4:2:2 video input with square pixel or ITU-R601 pixel sampling
- ◆ Auxiliary 8-bit or 16-bit YCbCr video interface for digitized analog signals
- ◆ Three optimized physical display planes (an OSD plane, a 4:2:0 graphics plane, and a passthrough video plane), which support multiple logical planes
- ◆ RGB16, CLUT8, and ACLUT16 color formats
- ◆ Anti-flutter filter
- ◆ Video capture control with scaling (sample rate decimation) and dithering
- ◆ Programmable CRT controller (CRTC)
- ◆ High and medium display resolutions: 640 x 480, 768 x 576, 720 x 480, 720 x 576, 320 x 240, 384 x 288, 352 x 240 (or 360), 352 x 288 (or 360)
- ◆ Video output compatible with commodity NTSC and PAL digital encoders
- ◆ Display clocks: 27 MHz ITU-R601 pixel clock, 24.54 MHz (NTSC) and 29.5 MHz (PAL) square pixel clocks, digital video input clock, and digitized analog video input clock

Audio Mixing

- ◆ Seamless interface with LSI Logic's L64005/L64105 MPEG-2 decoders
- ◆ PCM (pulse code modulation) audio playback of sound samples and synthesized audio (8-bit or 16-bit stereo and mono)
- ◆ Mixing of PCM audio, stored in DRAM, with live digital audio

- ◆ 16-bit stereo PCM output with direct connection to a commodity digital-to-analog converter (DAC)

Graphics Acceleration

- ◆ High-speed blitter processes at speeds up to one pixel per memory clock cycle (54 MHz maximum)
- ◆ Linked-list blitter operations
- ◆ Blitter may be paced to match display rates
- ◆ Blitter can be triggered by video events, for example, line numbers


General Features

- ◆ EBus interface to LSI Logic's L64008 CPU/MPEG-2 Transport Demultiplexer
- ◆ Interfaces with Intel and Motorola style PowerPCs
- ◆ Compatible with standard or EDO DRAMs (512 kbyte, 1 Mbyte, or 2 Mbyte)
- ◆ Programmable DRAM controller supports 16-bit and 32-bit data widths
- ◆ Uses 16 Mbits of memory address space for normal operation
- ◆ 54 MHz system clock from the L64008
- ◆ 208-pin PQFP
- ◆ 0.35 micron, 3.3-V CMOS process

Functional Description

This section describes the main functional components of the Falcon Multimedia Processor. Figure 2 shows the Falcon block diagram.

Figure 2 Falcon Block Diagram



The following subsections describe these functional components:

- ◆ EBus Interface
- ◆ DRAM Controller
- ◆ Video/Graphics Processor
- ◆ Blitter
- ◆ Audio Mixer


EBus Interface

Falcon connects directly with LSI Logic's L64008 CPU/MPEG-2 Transport Demultiplexer via the EBus interface. The Falcon also interfaces with Intel and Motorola PowerPC style CPUs. In order to increase host access speeds, Falcon's EBus interface uses a 4-word write FIFO and a 1-word read cache with a single address tag for latency reduction. Other programmable features of the EBus interface include interrupt polarity selection and the insertion of optional wait states in the bus cycle.

DRAM Controller

Falcon's high performance DRAM controller directly controls standard or EDO DRAMs of various capacities: 512 kbyte, 1 Mbyte, and 2 Mbyte. The DRAM controller supports both 16-bit (512 kbyte DRAM) and 32-bit (1 or 2 Mbyte DRAMs) data widths. In order to maximize performance, the DRAM controller utilizes an independent memory clock (MCLK), which supports frequencies of up to 54 MHz.

Falcon optimizes memory space according to the memory map shown in Figure 3. Falcon utilizes up to 16 Mbits of address space anywhere within the maximum 64 Mbits of address space in DRAM. Falcon divides memory space into the following regions: local memory and register files. The register files include subregions allocated to the DMA register files and the blitter register files.

Figure 3 Memory Map

Video/Graphics Processor

Falcon's video/graphics processor performs all video interfacing, video/graphics overlay, and video capture.

Video Interface


Falcon receives YCbCr 4:2:2 video input from both main and auxiliary sources. LSI Logic's MPEG-2 decoders, such as the L64005 and the L64105, serve Falcon as main sources for digital video input. Digitized analog video input may be supplied through the auxiliary input.

The video/graphics processor features a CRTC that generates the horizontal and vertical sync CRT display signals. The CRTC also scans interlaced and non-interlaced display fields.

To help eliminate "flutter" in medium resolution displays such as televisions, Falcon filters interlaced display fields by means of display line interpolation.

Figure 4 shows the basic video interface configuration for Falcon. Falcon supports a variety of both high and medium resolution displays.

Figure 4 Falcon Video Interfaces




Video/Graphics Overlay

Falcon can overlay captured video and bitmapped graphics with passthrough motion video. Falcon accomplishes this by chroma keying and alpha blending video images on three physical display planes, which support a combination of multiple logical display planes. These are the three physical planes:

- ◆ OSD plane
- ◆ 4:2:0 graphics plane
- ◆ Passthrough video plane

Figure 5 shows an example with four logical planes and their resulting physical display. The visibility of each plane is determined by the translucency and transparency parameters of the plane itself and of the plane(s) residing in front of it. The video/graphics processor controls these parameters by means of chroma keying and alpha blending,

In this example, the front plane is the 8-bit CLUT OSD plane. This is the plane through which live passthrough video is displayed. Falcon uses the 4:2:0 graphics plane to display captured motion video and animated bitmapped graphics stored in DRAM. The 4:2:0 still picture plane displays bitmapped graphic images and still video frames also stored in DRAM. The color background plane displays an opaque, user-defined color background.

Figure 5 Logical Display Planes**Key:**

	4:2:0 still picture plane		CLUT8 OSD plane
	Color background plane		4:2:0 graphics plane

Falcon converts incoming YCbCr signals to one of four color spaces: RGB16, CLUT8, 4:2:0, or ACLUT16. Before video data is output from Falcon, the video/graphics processor converts the color space of the video signal back into YCbCr format.

Video Capture

Falcon captures both digital and digitized analog video signals in a continuous or single shot. Prior to video capture, Falcon can optionally filter incoming video data with horizontal low pass filtering (dithering). Once captured, the video data is decimated. The horizontal and vertical scaling parameters are host programmable. Falcon captures the decimated video data in DRAM.



Blitter

Falcon's blitter accelerates video/graphics processing by performing high-speed linked list operations on two-dimensional pixel arrays. The blitter can execute the following operations:

- ◆ Copy a display image from one location to another
- ◆ Blend two source images and copy the resulting image to another location (only in designated modes)
- ◆ Flood fill a display area with a specified color

The blitter functions at maximum speeds of up to one pixel per memory clock cycle (MCLK = 54 MHz maximum) for read/write operations. Optionally, its speed may be paced to match that of the current display rate.

Audio Mixer


The audio mixer accepts external digital audio signals. Its interface is compatible with LSI Logic's L64005/L64105 line of MPEG-2 decoders. The audio mixer either passes live audio through Falcon unmixed or mixes it with PCM audio data stored in DRAM. The stored PCM audio data (8-bit or 16-bit stereo and mono) is typically in the form of sound samples (beeps, etc.) and synthesized audio. Falcon outputs 16-bit stereo PCM audio to standard DACs.



Signal Description

This section describes the interface signals shown in Figure 6. This section concludes with a pinout diagram in Figure 7.

Figure 6 Falcon Signal Interface



The following tables provide signal descriptions which correspond to the interfaces illustrated in Figure 6.

Table 1 EBus Interface Signals

Pin Name	Pin Type	Pin No.	Description
DS_N	I	2	Data Strobe
ADDR[23:19]	I	4–8	Host Address
ADDR[18:12]	I	10–16	Host Address
ADDR[11:5]	I	18–24	Host Address
ADDR[4:2]	I	26–28	Host Address
SIZE[1:0]	I	29–30	Transfer Size
ADDR[1:0]	I	31–32	Host Address
CS_N	I	34	Chip Select
R/W	I	35	Read/Write
SCLK	I	39	CPU Clock (27 MHz)
INT_N	O	42	Interrupt (open drain)
DSACK[0:1]	3-state	43–44	Data/Size Acknowledge
Reserved	Pull-down to VSS via a 10 k resistor	46–52	Reserved
Reserved		54–60	Reserved
Reserved		62–63	Reserved
DATA[15:11]	I/O	64–68	Host Data
DATA[10:4]	I/O	70–76	Host Data
DATA[3:0]	I/O	78–81	Host Data
RESET_N	I	208	Reset

Table 2 Digital Video Input Signals

Pin Name	Pin Type	Pin No.	Description
Dig_VidInData[0:7]	I	83–90	4:2:0 Data In
Dig_VidInCLK	I	92	2x Pixel Clock
Dig_VidInHS	I/O	94	Digital Video Horizontal Sync
Dig_VidInVS	I/O	95	Digital Video Vertical Sync
Dig_VidInCref	I	96	Digital Video Chroma Phase (Cr_Ref)

Table 3 Digitized Analog Video Input Signals

Pin Name	Pin Type	Pin No.	Description
Ana_VidInHS	I	97	Analog Video Horizontal Sync
Ana_VidInVS	I	98	Analog Video Vertical Sync
Ana_VidInCref	I	99	Analog Video Chroma Phase (Cr_Ref)
Ana_VidInCLK	I	101	Analog Video 2x Pixel Clock
Ana_VidInData[0:7]	I	103–110	Analog Video Data In
Ana_VidInData[8:15]	I	112–119	Analog Video Data In

Table 4 Video Clock Signals

Pin Name	Pin Type	Pin No.	Description
VCLK27	I	121	27 MHz Clock
VCLKSQ	I	123	2x Pixel Clock for Square Pixel Mode

Table 5 Video Output Signals

Pin Name	Pin Type	Pin No.	Description
VidOutData[0:4]	I/O	125–129	4:2:0 Data Out (Pull-up/Pull-down)
VidOutData[5:7]	I/O	130–132	4:2:0 Data Out (Pull-down)
VidOutCLK1x	O	134	1x Pixel Clock
VidOutCLK2x	O	135	2x Pixel Clock
VidOutHS	I/O	137	Horizontal Sync
VidOutVS	I/O	138	Vertical Sync or Odd/Even Indicator
VidOutCref	I/O	139	Chroma Phase (Pull-up)

Table 6 Video Clock Control Signals

Pin Name	Pin Type	Pin No.	Description
AnaVid_CFC	O	140	Chroma Frequency Control
AnaVid_RTC	I	141	Real Time Clock Input

Table 7 Audio Input Signals

Pin Name	Pin Type	Pin No.	Description
AudInCLK	I	143	Audio Clock
AudInData	I	144	Audio Data In
AudInLR	I	145	Audio LR Clock

Table 8 Audio Output Signals

Pin Name	Pin Type	Pin No.	Description
AudOutCLK	O	146	Audio Clock Out
AudOutData	O	147	Audio Data Out
AudOutLR	O	148	Audio LR Clock


Table 9 DRAM Interface Signals

Pin Name	Pin Type	Pin No.	Description
MD[0:6]	I/O	150–156	DRAM Data
MD[7:13]	I/O	158–164	DRAM Data
MD[14:20]	I/O	166–172	DRAM Data
MD[21:27]	I/O	174–180	DRAM Data
MD[28:31]	I/O	182–185	DRAM Data
MCLK	I	187	Memory Clock
MA[0:3]	O	189–192	DRAM Address
MA[4:8]	O	194–198	DRAM Address
CAS_N[0:3]	O	200–203	Column Address Strobe
RAS_N[0:1]	O	205–206	Row Address Strobe
WE_N	O	207	Write Enable

Table 10 Power/Ground Pins

Pin Name	Pin Type	Pin Numbers
VDD	Power	1, 17, 33, 36, 40, 53, 69, 82, 93, 102, 120, 124, 136, 149, 181, 188, 199
VSS	Ground	3, 9, 25, 37, 38, 41, 45, 61, 77, 91, 100, 111, 122, 133, 142, 157, 173, 186, 193, 204

Figure 7 Falcon Pinout



Register Map

Table 11 provides Falcon's register map.

Table 11 Register Map

Register Type	Address	Bit Field Description																																		
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Video output	0x00																										Horizontal Total									
	0x04																												Horizontal Sync Width							
	0x08																										Horizontal Display Start									
	0x0C																										Horizontal Display End									
	0x10																											Vertical Total								
	0x14																												Vertical Sync Width							
	0x18																											Vertical Display Start								
	0x1C																											Vertical Display End								
	0x20																																			
	0x24																																			
	0x28																																			
	0x2C																																			
	0x30																																			
	0x34																																			
	0x38																																			
	0x3C																																			
	0x40																																			
	0x44	Graphics Layer Chroma Key (max)																Graphics Layer Chroma Key (min)																		
	0x48																	Display Controls																		
	0x4C																																	*		

* DMA Bank Control.

[illegible]

Table 11 Register Map (Cont.)

Register Type	Address	Bit Field Description																																				
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Audio	0xE0													Audio Sample Start Address																								
	0xE4													Audio Sample End Address																								
	0xE8													Audio Sample Write Pointer																								
	0xEC													Audio Sample Read Pointer																								
	0xF0													Audio Reference Pointer																								
	0xF4																				Audio Control																	
	0xF8																				Audio Time Stamp																	
Unused	0xFC																																					
Blitter	0x200	Blitter Register File Base Address																																				
	0x200	Blitter Alpha Blend Value																					Blitter Mode															
	0x204													Blitter Source 1 Pixel Map Pointer																								
	0x208													Blitter Source 2 Pixel Map Pointer																								
	0x20C													Blitter Destination Pixel Map Pointer																								
	0x210	Blitter Source 2 Pixel Map Pitch																					Blitter Source 1 Pixel Map Pitch															
	0x214																				Blitter Destination Pixel Map Pitch																	
	0x218						Blitter Height																	Blitter Width														
	0x21C	Minimum Blitter Chroma Value																					Maximum Blitter Chroma Value															
	0x220														Blitter Link List Pointer																							
Unused	0x224																																					
	0x228																																					
	0x22C																																					
DMA	0x300	DMA Register File Base Address																																				
	0x300									Display Height							Display Pixel Map Pitch																					
	0x304													Display Pixel Map Start Address																								
	0x308													Display Alpha Channel Start Address																								
	0x30C													Display Link List Pointer																								
	0x310																				Video Capture Pixel Map Pitch																	
	0x314													Video Capture Channel Odd Field Start Address																								
	0x318													Video Capture Channel Even Field Start Address																								
	0x31C													Capture Link List Pointer																								

Specifications

This section contains the electrical specifications for Falcon.

Table 12 Absolute Maximum Ratings

Symbol	Parameter	Limits ¹	Units
V_{DD}	DC Supply	−0.3 to +3.9	V
V_{IN}	5-V Compatible Input Voltage	−1.0 to +6.5	V
I_{IN}	DC Input Current	±10	mA
T_{STGP}	Storage Temperature Range (PQFP Package)	−40 to +125	°C

1. Referenced to V_{SS} .

Table 13 Recommended Operating Conditions

Symbol	Parameter	Limits	Units
V_{DD}	DC Supply	+3.14 to +3.46	V
T_A	Ambient Temperature	0 to +70	°C

Table 14 Pin Capacitance

Symbol	Parameter ¹	Min	Units
C_{IN}	Input Capacitance	2.5	pF
C_{OUT}	Output Capacitance	2.0	pF

1. Measurement conditions are $V_{IN} = 3.3$ V ($V_{IN} = 5.0$ V for 5-V tolerant buffers), $T_A = 25$ °C, and clock frequency = 1 MHz.

Table 15 DC Characteristics

Symbol	Parameter	Condition ¹	Min	Typ	Max	Units
V_{IL}	Voltage Input Low TTL CMOS		— —	— —	0.8 $0.2V_{DD}$	V V
V_{IH}	Voltage Input High TTL CMOS 5-V Compatible		2.0 $0.7V_{DD}$ 2.0	— — —	— — 5.5	V V V
V_{OL}	Voltage Output Low 4-mA Output Buffers 8-mA Output Buffers	$I_{OL} = 4.0 \text{ mA}$ $I_{OL} = 8.0 \text{ mA}$	— —	0.2 0.2	0.4 0.4	V V
V_{OH}	Voltage Output High 4-mA Output Buffers 8-mA Output Buffers	$I_{OH} = -4.0 \text{ mA}$ $I_{OH} = -8.0 \text{ mA}$	2.4 2.4	— —	— —	V V
I_{IL}	Current Input Leakage ² with Pulldown with Pullup	$V_{IN} = V_{DD}$ or V_{SS} $V_{IN} = V_{DD}$ $V_{IN} = V_{SS}$	-10 35 -214	± 10 115 -115	222 — -35	μA μA μA
I_{OZ}	Current 3-State Output Leakage	$V_{DD} = \text{Max}$ $V_{OUT} = V_{SS}$ or V_{DD}	-10	± 1	+10	μA
I_{DD}	Quiescent Supply Current	$V_{IN} = V_{DD}$ or V_{SS}	—	TBD	—	mA
I_{CC}	Dynamic Supply Current	$V_{DD} = \text{Max}$ $f = 27 \text{ MHz}$	—	TBD	—	mA

1. Specified at V_{DD} equals $3.3 \text{ V} \pm 5\%$ at ambient temperature over the specified range.

2. For CMOS and TLL inputs.

AC Timing

This section describes Falcon's AC timing characteristics. The Falcon EBus timing is described first, followed by descriptions of DRAM interface timing and video input/output timing.

EBus Timing

Figure 8 shows the Falcon EBus read/write cycle timing, which is compatible with the L64008 EBus timing. Table 16 provides the associated AC timing specifications.

Figure 8 EBus Read/Write Cycle




Table 16 L64008 EBus Timing

Symbol	Parameter	Time (ns)	
		Min	Max
tDsu2	DATA[15:0] setup time to DSACK[1:0] falling when external slave returns data	0	
tAKsu/tAKasu	DSACK[1:0] Sync ¹ /Async ² setup time during L64008 master cycle	0	
tADsu	ADDR[23:0], SIZE[1:0] setup time	0	
tRWsu	R/W setup time	5	
tDSsu	DS setup time	10	
tAKhd	DS rising to DSACK[1:0] hold time	0	37
tASsu	AS setup time	7	
tDhd2	DATA[15:0] hold time when external slave returns data to L64008	0	
tADhd	ADDR[23:0], SIZE [1:0] hold time	5	
tRWhd	R/W hold time	5	
tDShd	DS hold time ³	5	
tAShd	AS hold time	5	
tDhd3 ⁴	DATA [15:0] hold time when external slave returns data to L64008 in self acknowledgement mode	0	
tDsu3 ⁴	DATA[15:0] setup time to CS[3:0] rising when external slave returns data to L64008	50	
tAtoA	ADDR[23:0], R/W, SIZE [1:0] Hi-z to active	3	16
tAdl	ADDR[23:0], R/W, SIZE[1:0] delay		0
tAtoZ	ADDR[23:0], R/W, SIZE [1:0] active to Hi-z		16
tDtoA1	DATA[15:0] Hi-z to active when L64008 writes	3	16

Table 16 L64008 EBus Timing (Cont.)

Symbol	Parameter	Time (ns)	
		Min	Max
tDdl1	DATA[15:0] delay when L64008 writes		0
tDtoZ1	DATA[15:0] active to Hi-z when L64008 writes		16
tDtoA2	DATA[15:0] Hi-z to active when L64008 is in slave read cycle	3	16
tDdl2	DATA[15:0] delay when L64008 is in slave read cycle		16
tDtoZ2	DATA[15:0] active to Hi-z when L64008 is slave read cycle	3	16
tStoA	AS, DS Hi-z to active	3	16
tSdl	AS, DS fall/rise delay		13
tStoZ	AS, DS active to Hi-z		16
tAKtoA	DSACK[1:0] Hi-z to active when L64008 is slave read cycle		16
tAKdl	DSACK[1:0] delay when L64008 is slave read cycle		13
tAKtoZ	DSACK[1:0] active to Hi-z when L64008 is slave read cycle	3	6
tCSdl	CS[3:0] fall/rise delay	3	13

1. The pseudo 32-bit device always has to satisfy this synchronous setup time (tAKsu at any time slot).
2. tAKasu indicates the asynchronous setup time (tAKasu at S3- time slot) that qualifies for the fastest transaction of 5 SCLK cycles (latency of 2.5 SCLK cycles to DS negation after DSACK has been sampled).
3. DS negation is required by next rising edge of SCLK when the external master samples assertion of DSACK[1:0] during his write data transaction cycle for L64008 internal resources.
4. This parameter only applies to read cycles in L64008 master self acknowledgement mode.

DRAM Interface Timing

The DRAM interface timing parameters are programmable. Table 17 gives the DRAM timing parameter specifications. Figures 9 and 10 show page-mode write cycle timing (for EDO and non-EDO DRAMs) when the CAS_N pulse width is set for two MCLK cycles and one MCLK cycle, respectively. Figures 11 and 12 show page-mode read cycle timing for non-EDO and EDO DRAMs, respectively.

Table 17 DRAM Interface Timing

Symbol	Parameter	Time (ns)	
		Min	Max
T	MCLK period	20	
tRC	Cycle time	5T	32T
tRP	RAS_N Precharge time	1.5T	5T
tRCD	RAS_N to CAS_N delay	1.5T	2.5T
tRASP	RAS_N Pulse Width	3T	27T
tCP	CAS_N Precharge time	0.5T	T
tCASP	CAS_N Pulse Width	T	2.5T–3.5T
tASR	Row Address Setup time	0.5T	T
tRAH	Row Address Hold time	T	T
tASC	Column Address Setup time	0.5T	T
tCAH	Column Address Hold time	T	2.5T–3.5T
tDS	Data In Setup time	0.5T	T
tDH	Data In Hold time	T	2.5T–3.5T

Figure 9 Page-Mode Write Cycle Timing when CAS_N Pulse Width Is Two MCLK Cycles




Figure 10 Page-Mode Write Cycle Timing when CAS_N Pulse Width Is One MCLK Cycle






Figure 11 Page-Mode Read Cycle Timing (non-EDO)**Figure 12 Page-Mode Read Cycle Timing (EDO)**

Video Input/Output Timing

This section includes Falcon's video input/output interface timing specifications. In Figures 13–15, t_{PIX} represents a 13-MHz pixel clock cycle.

Figure 13 16-bit Digitized Analog Video Input Pixel Timing




Figure 14 shows the digital video input pixel timing. The 8-bit digitized analog video input pixel timing is identical to the timing shown in Figure 14.

Figure 14 8-bit Digital MPEG-2 Video Input Pixel Timing





Figure 15 Falcon Video Output Pixel Timing

Package Dimensions

This section contains the mechanical drawings for Falcon's 208-pin plastic quad flat package (PQFP).

Figure 16 208-pin Plastic Quad Flat Package (Sheet 1 of 2)





Figure 16 (Cont.) 208-pin Plastic Quad Flat Package (Sheet 2 of 2)





Sales Offices and Design Resource Centers

LSI Logic Corporation Corporate Headquarters Tel: 408.433.8000 Fax: 408.433.8989 NORTH AMERICA California Irvine ◆ Tel: 714.553.5600 Fax: 714.474.8101 San Diego Tel: 619.635.1300 Fax: 619.635.1350 Silicon Valley Sales Office Tel: 408.433.8000 Fax: 408.954.3353 Design Center ◆ Tel: 408.433.8000 Fax: 408.433.7695 Colorado Boulder Tel: 303.447.3800 Fax: 303.541.0641 Florida Boca Raton Tel: 561.989.3236 Fax: 561.989.3237 Georgia Atlanta Tel: 770.395.3808 Fax: 770.395.3811 Illinois Schaumburg ◆ Tel: 847.995.1600 Fax: 847.995.1622 Kentucky Bowling Green Tel: 502.793.0010 Fax: 502.793.0040 Maryland Bethesda Tel: 301.897.5800 Fax: 301.897.8389 Massachusetts Waltham ◆ Tel: 617.890.0180 Fax: 617.890.6158 Minnesota Minneapolis ◆ Tel: 612.921.8300 Fax: 612.921.8399	New Jersey Edison ◆ Tel: 908.549.4500 Fax: 908.549.4802 New York New York Tel: 716.223.8820 Fax: 716.223.8822 North Carolina Raleigh Tel: 919.783.8833 Fax: 919.783.8909 Oregon Beaverton Tel: 503.645.0589 Fax: 503.645.6612 Texas Austin Tel: 512.388.7294 Fax: 512.388.4171 Dallas ◆ Tel: 972.788.2966 Fax: 972.233.9234 Houston Tel: 281.379.7800 Fax: 281.379.7818 Washington Bellevue Tel: 206.822.4384 Fax: 206.827.2884 Canada Ontario Ottawa ◆ Tel: 613.592.1263 Fax: 613.592.3253 Toronto ◆ Tel: 416.620.7400 Fax: 416.620.5005 Quebec Montreal ◆ Tel: 514.694.2417 Fax: 514.694.2699 INTERNATIONAL Australia Reptech Pty Ltd New South Wales ◆ Tel: 612.9953.9844 Fax: 612.9953.9683	Denmark LSI Logic Development Centre Ballerup Tel: 45.44.86.55.55 Fax: 45.44.86.55.56 France LSI Logic S.A. Paris ◆ Tel: 33.1.34.63.13.13 Fax: 33.1.34.63.13.19 Germany LSI Logic GmbH Munich ◆ Tel: 49.89.4.58.33.0 Fax: 49.89.4.58.33.108 Stuttgart Tel: 49.711.13.96.90 Fax: 49.711.86.61.428 Hong Kong AVT Industrial Ltd Hong Kong Tel: 852.2428.0008 Fax: 852.2401.2105 India LogiCAD India Private Ltd Bangalore Tel: 91.80.526.2500 Fax: 91.80.338.6591 Israel LSI Logic Ramat Hasharon ◆ Tel: 972.3.5.403741 Fax: 972.3.5.403747 Netanya ◆ Tel: 972.9.657190 Fax: 972.9.657194 Italy LSI Logic S.P.A. Milano ◆ Tel: 39.39.687371 Fax: 39.39.6057867 Japan LSI Logic K.K. Tokyo ◆ Tel: 81.3.5463.7821 Fax: 81.3.5463.7820 Osaka ◆ Tel: 81.6.947.5281 Fax: 81.6.947.5287	Korea LSI Logic Corporation of Korea Ltd Seoul ◆ Tel: 82.2.561.2921 Fax: 82.2.554.9327 Singapore LSI Logic Pte Ltd Singapore Tel: 65.334.9061 Fax: 65.334.4749 Spain LSI Logic S.A. Madrid ◆ Tel: 34.1.3672200 Fax: 34.1.3673151 Sweden LSI Logic AB Stockholm ◆ Tel: 46.8.444.15.00 Fax: 46.8.750.66.47 Switzerland LSI Logic Sulzer AG Brugg/Biel Tel: 41.32.536363 Fax: 41.32.536367 Taiwan LSI Logic Asia-Pacific Taipei ◆ Tel: 886.2.718.7828 Fax: 886.2.718.8869 Cheng Fong Technology Corporation Tel: 886.2.910.1180 Fax: 886.2.910.1175 Lumax International Corporation, Ltd Tel: 886.2.788.3656 Fax: 886.2.788.3568 Macro-Vision Technology Inc. Tel: 886.2.698.3350 Fax: 886.2.698.3348 United Kingdom LSI Logic Europe Ltd Bracknell ◆ Tel: 44.1344.426544 Fax: 44.1344.481039 ◆ Sales Offices with Design Resource Centers
---	--	---	---

To receive product literature, call us at 1-800-574-4286 (U.S. and Canada); +32.11.300.531 (Europe); 408.433.7700 (outside U.S., Canada, and Europe) and ask for Department JDS; or visit us at <http://www.lsillogic.com>

ISO 9000 Certified



Printed in USA
Order No. I15026
Doc. No. DB08-000067-00

This document is preliminary. As such, it contains data derived from functional simulations and performance estimates. LSI Logic has not verified the functional descriptions or electrical and mechanical specifications using production parts.

LSI Logic logo design is a registered trademark and Integra is a trademark of LSI Logic Corporation. Falcon is a trademark of PowerTV, Inc. All other brand and product names may be trademarks of their respective companies.

LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties.

