DRAM

1MEG x 4 DRAM

FAST PAGE MODE

FEATURES

- Industry standard x4 pin-out, timing, functions and
- High performance CMOS silicon gate process
- Single +5V±10% power supply Low power, 5mW standby, 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024 cycle refresh distributed across 16ms
- Refresh modes: RAS ONLY, CAS -BEFORE-RAS, and **HIDDEN**
- Optional Fast Page Mode access cycle

OPTIONS	MARKING
Timing	
80ns access	- 8
100ns access	-10
120ns access	-12
Packages	
Plastic DIP	None
Ceramic DIP	С
Plastic ZIP	Z
Plastic SOJ	DJ

GENERAL DESCRIPTION

The MT4C4001 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (high Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains low (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle. The 4 data inputs and 4 data outputs are routed through 4 pins using common I/O and pin direction is controlled by WE and OE.


	PIN ASSIGNMENT (Top View)											
	20 Pin DIP	20 Pin ZIP										
	DQ1 1 20 Vcc DQ2 2 19 DQ4 WE 3 18 DQ3 RAS 4 17 CAS A9 5 16 OE A0 6 15 DA8 A1 7 14 DA7 A2 8 13 DA6 A3 9 12 DA5 Vcc 10 11 DA4	OE 1 1 2 CAS DQ3 3 7 4 4 DQ4 Vss 5 7 6 DQ1 DQ2 7 7 7 8 8 WE RAS 9 7 7 10 A9 A0 11 7 11 A3 Vcc 15 7 1 16 A4 A5 17 7 1 18 A6 A7 19 7 18 A6										
	20 Pi	n SOJ										
	DQ1 [1 • DQ2 [2] 2 WE [3] 3 FAS [4 A9 [5	26 I Vss 25 I DQ4 24 I DQ3 23 I CAS 22 I OE										
	A0 0 9 A1 0 10 A2 0 11 A3 0 12 Vec 0 13	18										
1	NOTE: packaging information to be	e determined										

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS ONLY, CAS-BEFORE-RAS, or HIDDEN refresh) so that all 1024 combinations of RAS addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by RAS followed by a column address strobed in by CAS. By holding RAS LOW, CAS may be toggled strobing in different column addresses executing faster memory cycles. Returning RAS HIGH terminates the PAGE MODE operation.

MT4C4001 REV. 7 89





TRUTH TABLE

				Addresses		
Function	RAS	CAS	WE	tR	tC	
Standby	Н	Н	Н	Х	Х	High Impedance
READ	L	L	Н	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE MODE READ	L	H→L→H	Н	ROW	COL	Valid Data Out, Valid Data Out
PAGE MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	Н	Н	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	Н	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	Х	Х	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	1.0V to +7.0V
Operating Temperature, TA(Ambient)	
Storage Temperature (Ceramic)	
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

MAY

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_A \le 70^{\circ}C)$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	Vih	2.4	Vcc+1	٧	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	٧	1
INPUT LEAKAGE CURRENT any input (0V \leq V _{IN} \leq 6.5V, all other pins not under test = 0 volts)	lı	-10	10	μА	-
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vouτ ≤ 5.5V)	loz	-10	10	μА	
OUTPUT LEVELS Output High voltage (lout = -5mA) Output Low voltage (lout = 4.2mA)	_ Voн Vol	2.4	0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C \leq T_A \leq 70°C; Vcc = 5.0V \pm 10%)

	MAX			i		
PARAMETER/CONDITION SY	MBOL	-8	-10	-12	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS, Address Cycling: tnc = tnc(MIN))	CC1	100	85	60	mA	3, 4
STANDBY CURRENT (TTL) Power supply standby current (RAS = CAS = ViH)	CC2	3	2	2	mA	
RAS ONLY REFRESH CURRENT Average power supply current, RAS ONLY mode (RAS Cycling, CAS=VIH: tac = tac(MIN))	ссз	100	85	60	mA	3
FAST PAGE MODE CURRENT Average power supply current, Fast Page Mode (RAS = VIL, CAS, Address Cycling: tec = tec(MIN))	CC4	60	50	30	mA	3,4
STANDBY CURRENT (CMOS) Power supply standby current (RAS = CAS = Vcc -0.2V)	CC5	1	1	1	mA	
CAS-BEFORE-RAS REFRESH CURRENT Average power supply current, CAS-BEFORE-RAS Mode (RAS, CAS, Address Cycling: trc = trc(MIN))	CC6	100	85	60	mA	3

CAPACITANCE

T-46-23-17

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: Ao-As	Cit		5	pF	2
Input Capacitance: RAS, CAS, WE, OE	Cl2		7	pF	2
Input/Output Capacitance: DQ	Cio		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C \leq T_A \leq +70°C, Vcc = 5.0V \pm 10%)

A.C. CHARACTERISTICS		-8			-10	<u>.</u>	12		<u> </u>
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t _{RC}	160		190		220	<u></u>	ns	ļ <u> </u>
READ-MODIFY-WRITE cycle time	¹RWC	205		245		295	<u> </u>	ns	L
PAGE-MODE READ or WRITE	^t PC	50		60		70		ns	
Access time from RAS	^t RAC		80		100		120	ns	14
Access time from CAS	^t CAC		20		25		35	ns	15
	tOE		25		25		30	ns	
Output Enable	t _{AA}		40		50		60	ns	
Access time from column address	tCPA		45		55		65	ns	
Access time from CAS precharge	tRAS	80	10,000	100	10,000	120	10,000	ns	T
RAS pulse width	^t RASP	80	100,000	100	100,000	120	100,000	ns	†
RAS pulse width (PAGE MODE)	^t RSH	20	100,000	25	100,000	35	100,000	ns	
RAS hold time				80		90	1	ns	—
RAS precharge time	^t RP	70_	10,000	25	10,000	35	10,000	ns	+
CAS pulse width	tCAS_	20	10,000		10,000	120	10,000	ns	
CAS hold time	t _{CSH}	80		100				ns	16
CAS precharge time	^t CPN	15		15	 	20			1-10
CAS precharge time (PAGE MODE)	^t CP	15	25	15	25	15_	25	ns	17
RAS to CAS delay time	TRCD	20	60	25	75	35_	85	ns	
CAS to RAS precharge time	tCRP	10		10	 	10	 	ns	
Row address set-up time	tASR_	0		0	<u> </u>	0		ns	
Row address hold time	t _{RAH}	12		15	_l	20	 	ns	
RAS to column address delay time	^t RAD	15	40	20	50	30		ns	18
Column address set-up time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		20		25		ns	
Column address hold time (referenced to RAS)	^t AR	60		75		90		ns	
Column address to RAS lead time	[†] RAL	40		50		60		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time (referenced to CAS)	tRCH	0		0				ns	19
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
CAS to output in low-Z	¹CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	25	0	25	ns	20
Output Disable	^t OD		25		25	30	25	ns	1

PRELIMINARY



T-46-23-17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C \leq T_A \leq +70°C, Vcc = 5.0V \pm 10%)

A.C. CHARACTERISTICS	T		-8	Ţ	-10	1	2		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command set-up time	twcs_	0		0		0		ns	21
Write command hold time	tWCH	15		20		25	Ĺ	ns	
FAST PAGE MODE READ- MODIFY-WRITE cycle time	^t PRWC	100		115		140		ns	
Write command hold time (referenced to RAS)	^t WCR	60		75		90		ns	
Write command pulse width	^t WP	15		20		25		ns	
Write command to RAS lead time	t _{RWL}	20		25		30		ns	
Write command to CAS lead time	tCWL	20		25		30		ns	<u> </u>
Data-in set-up time	t _{DS}	.0		0 ·		0	L	ns	22
Data-in hold time	HQ [†]	15		20		25		ns	22
Data-in hold time (referenced to RAS)	^t DHR	60		75		90		ns	
RAS to WE delay time	t _{RWD}	110		135		160		ns	21
Column address to WE delay time	^t AWD	70		85		100		ns	21
CAS to WE delay time	tCWD	25		25		75		ns	21
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t _{REF}		16		16		16	ms	
RAS to CAS Precharge time	t _{RPC}	0		0		0		ns	
CAS set-up time (CAS-BEFORE-RAS refresh)	tCSR	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	tCHR	20		20		30		ns	5



NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Capacitance is calculated from the equation $C = I\Delta t$ with $\Delta V = 3V$ and Vcc = 5V.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
 Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by any 8 RAS cycles before proper device operation is assured. The 8 RAS cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5$ ns.
- VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIH (or between VII. and VIH) in a monotonic manner.
- 11. If $\overline{\text{CAS}} = \text{ViH}$, data output is high impedance.
- 12. If $\overline{CAS} = VIL$, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to 2 TTL gates and 100pF.
- 14. Assumes that ^tRCD < ^tRCD (max). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (max).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for ^tCPN.

- 17. Operation within the ^tRCD (max) limit ensures that ^tRAC (max) can be met. ^tRCD (max) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (max) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD (max) limit ensures that ^tRCD (max) can be met. ^tRAD (max) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (max) limit, then access time is controlled exclusively by ^tAA.
- Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. ^tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to Voн or Vol.
- 21. ^tWCS, ^tRWD, ^tAWD and ^tCWD are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If ^tWCS ≥ ^tWCS (min), the cycle is an early WRITE cycle and the data output will remain an open circuit through out the entire cycle. If ^tRWD ≥ ^tRWD (min), ^tAWD ≥ ^tAWD (min) and ^tCWD ≥ ^tCWD (min), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until CAS goes back to Vih) is indeterminate.
- 22. These parameters are referenced to CAS leading edge in early WRITE cycles and WE leading edge in late WRITE or READ-WRITE cycles.
- 23. During a READ cycle, if \overline{OE} is LOW then taken HIGH, Q goes open. If \overline{OE} is tied permanently LOW, a READ-WRITE or READ-MODIFY-WRITE operation is not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case WE = LOW and OE=HIGH.


1 2




T-46-23-17

₩ UNDEFINED


READ CYCLE




EARLY-WRITE CYCLE



READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



PAGE-MODE READ CYCLE



DON'T CARE

₩ UNDEFINED


PRELIMINARY

.675




T-46-23-17

PAGE-MODE EARLY-WRITE CYCLE




PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



DON'T CARE


W UNDEFINED

$\overline{\text{RAS}}$ ONLY REFRESH CYCLE (ADDR = A_0 - A_9 ; $\overline{\text{WE}}$ = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE

 $(A_0 - A_9, \overline{WE} \text{ and } \overline{OE} = DON'T CARE)$



HIDDEN REFRESH CYCLE (WE = HIGH, OE=LOW)²⁴

