

1024K x 9 Buffered SRAM Module with Separate I/O

Features

- High-density 8-megabit SRAM module plus parity
- High-speed CMOS SRAMs
 Access time of 30 ns
- · Buffered address and control inputs
- Low active power
 6.2W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
- Max. height of 0.53 in.
- Small PCB footprint
 - 1.5 sq. in.


Functional Description

The CYM1560 is a very high performance 8-megabit static RAM module organized as 1024K words by 9 bits. This module is constructed using nine 1024K x 1 static RAMs in SOJ packages mounted on an epoxy laminate board with pins. Input buffers are provided on the address and control lines to reduce input capacitance and loading.

Writing to the module is accomplished when the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW. Data on the

data input pins (DI_0 through DI_8) of the device is written into the memory location specified on the address pins (A_0 through A_{19}). Reading the device is accomplished by taking chip select LOW while write enable remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data output pins.

The data output pins remain in a high-impedance state when chip select is HIGH or when write enable is LOW.



Selection Guide

	CYM1560-30	CYM1560-35	CYM1560-45
Maximum Access Time (ns)	30	35	45
Maximum Operating Current (mA)	1125	1125	1125
Maximum Standby Current (mA)	350	350	350



Maximum Ratings

(Above which the useful life may be impaired.)

Storage Temperature -45° C to $+125^{\circ}$ C
Ambient Temperature with Power Applied
Supply Voltage to Ground Potential $-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs
in High Z State 0.3V to +7.0V
DC Input Voltage

Operating Range

Range	Ambient Temperature	v_{cc}	
Commercial	0°C to +70°C	5V ± 10%	

Electrical Characteristics Over the Operating Range

	Description		CYM1560		
Parameters		Test Conditions	Min.	Max.	Units
V_{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA	2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V_{IH}	Input HIGH Voltage		2.2	6.0	V
V_{IL}	Input LOW Voltage		- 0.3	0.8	V
V_{IK}	Input Clamp Level, A ₀ - A ₁₉ , CS , WE	V_{CC} = Min., I_{IN} = -18 mA		- 1.2	V
IIL	Input Load Current	$GND \le V_I \le V_{CC}$	-10	+10	μА
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	-10	+10	μА
I_{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max., \overline{CS} \le V_{IL}, I_{OUT} = 0 \text{ mA}$	····	1125	mA
I _{SB1}	Automatic CS Power-Down Current ^[1]	Max. V_{CC} , $\overline{CS} \ge V_{IH}$, Min. Duty Cycle = 100%		350	mA
I _{SB2}	Automatic CS Power-Down Current ^[1]	$\begin{array}{c} \text{Max. } V_{CC}, \overline{\text{CS}} \geq V_{CC} - 0.2V, \\ V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V \end{array}$		230	mA


Capacitance^[2]

Parameters	Description	Test Conditions	Max.	Units	
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	15	pF	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	20	pF	

Notes:

- A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during power-up, otherwise I_{SB} will exceed values given.
- 2. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT OUTPUT O 1.73V 1.73V



Switching Characteristics Over the Operating Range^[3]


		1560-30		1560-35		1560-45		
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCLI	E					<u> </u>		
t _{RC}	Read Cycle Time	30		35		45	Ĭ	ns
t _{AA}	Address to Data Valid		30		35		45	ns
t _{OHA}	Data Hold from Address Change	5		5		5		ns
t _{ACS}	CS LOW to Data Valid		30		35		45	ns
t _{LZCS}	CS LOW to Low Z	5		5		5		ns
t _{HZCS}	CS HIGH to High Z ^[4]	2	20	2	20	2	20	ns
t _{PU}	CS LOW to Power-Up	3		3		3		ns
t _{PD}	CS HIGH to Power-Down		30		35		45	ns
WRITE CYCI	LE ^[5]						<u> </u>	
t _{WC}	Write Cycle Time	30		35		45		ns
t _{SCS}	CS LOW to Write End	20		25		35		ns
t _{AW}	Address Set-Up to Write End	20		25	1	35		ns
t _{HA}	Address Hold from Write End	5		5		5		ns
t _{SA}	Address Set-Up from Write Start	5		5		5		ns
t _{PWE}	WE Pulse Width	20		25		35		ns
t _{SD}	Data Set-Up to Write End	15	1	20		25		ns
t _{HD}	Data Hold from Write End	5		5		5		ns
t _{LZWE}	WE HIGH to Low Z	2		2		2		ns
t _{HZWE}	WE LOW to High Z ^[4]	2	20	2	20	2	20	ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, output loading of the specified I_{OL}/I_{OH}, and 30-pF load capacitance.
- t_{HZCS} and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured ±500 mV from steadystate voltage.
- 5. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 6. WE is HIGH for read cycle.
- 7. Device is continuously selected, $\overline{CS} = V_{IL}$.

Switching Waveforms


Read Cycle No. 1[6, 7]





1560-5



Switching Waveforms (continued)







Notes:

^{8.} Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.

^{0.} If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.



Truth Table

CS	WE	Data In	Data Out	Mode
Н	X	X	High Z	Deselect/Power-Down
L	Н	X	Data Out ₀₋₈	Read
L	L	Data In ₀₋₈	High Z	Write

Ordering Information

Speed	Ordering Code	Package Name	Package Type	Operating Range
30	CYM1560PF-30C	PF06	44-Pin Flat SIP Module	Commercial
	CYM1560PS-30C	PS07	44-Pin Plastic SIP Module	7
35	CYM1560PF-35C	PF06	44-Pin Flat SIP Module	Commercial
	CYM1560PS-35C	PS07	44-Pin Plastic SIP Module	
45	CYM1560PF-45C	PF06	44-Pin Flat SIP Module	Commercial
	CYM1560PS-45C	PS07	44-Pin Plastic SIP Module	

Document #: 38-M-00043-A