

UltraLogic™ 64-Macrocell Flash CPLD


Features

- 64 macrocells in four logic blocks
- 64 I/O pins
- · 5 dedicated inputs including 4 clock pins
- In-System Reprogrammable[™] (ISR[™]) Flash technology
 - JTAG interface
- · Bus Hold capabilities on all I/Os and dedicated inputs
- · No hidden delays
- High speed
 - $-f_{MAX} = 125 MHz$
 - $-t_{PD} = 10 \text{ ns}$
 - $-t_S = 5.5 \text{ ns}$
 - $-t_{CO} = 6.5 \text{ ns}$
- Fully PCI compliant
- 3.3V or 5.0V I/O operation
- Available in 84-pin PLCC and 100-pin TQFP packages
- · Pin compatible with the CY7C374i

Functional Description

The CY7C373i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the FLASH370i™ family of high-density, high-speed CPLDs. Like all members of the FLASH370i family, the CY7C373i is designed to bring the ease of use and high performance of the 22V10, as well as PCI Local Bus Specification support, to high-density CPLDs.

Like all of the UltraLogic™ FLASH370i devices, the CY7C373i is electrically erasable and In-System Reprogrammable (ISR). which simplifies both design and manufacturing flows, thereby reducing costs. The Cypress ISR function is implemented through a JTAG serial interface. Data is shifted in and out through the SDI and SDO pins. The ISR interface is enabled using the programming voltage pin (ISR_{EN}). Additionally, because of the superior routability of the FLASH370i devices, ISR often allows users to change existing logic designs while simultaneously fixing pinout assignments.



Selection Guide


	7C373i-125	7C373i-100	7C373i-83	7C373iL-83	7C373i-66	7C373iL-66
Maximum Propagation Delay ^[1] , t _{PD} (ns)	10	12	15	15	20	20
Minimum Set-up, t _S (ns)	5.5	6.0	8	8	10	10
Maximum Clock to Output ^[1] , t _{CO} (ns)	6.5	6.5	8	8	10	10
Typical Supply Current, I _{CC} (mA)	75	75	75	45	75	45


Note:

^{1.} The 3.3V I/O mode timing adder, $t_{3.3IO}$, must be added to this specification when $V_{CCIO} = 3.3V$.



Pin Configurations







Functional Description (continued)

The 64 macrocells in the CY7C373i are divided between four logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370i architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370i family, the CY7C373i is rich in I/O resources. Every macrocell in the device features an associated I/O pin, resulting in 64 I/O pins on the CY7C373i. In addition, there is one dedicated input and four input/clock pins.

Finally, the CY7C373i features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C373i remain the same.

Logic Block

The number of logic blocks distinguishes the members of the FLASH370i family. The CY7C373i includes four logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

Product Term Array

The product term array in the FLASH370i logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72 x 86. This large array in each logic block allows for very complex functions to be implemented in single passes through the device.

Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product term resources to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370i CPLDs. Note that the product term allocator is handled by software and is invisible to the user.

I/O Macrocell

Each of the macrocells on the CY7C373i has a separate I/O pin associated with it. In other words, each I/O pin is shared by two macrocells. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed, polarity control over the input sum-term, and two global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

Programmable Interconnect Matrix

The Programmable Interconnect Matrix (PIM) connects the four logic blocks on the CY7C373i to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

Programming

For an overview of ISR programming, refer to the FLASH370i Family data sheet and for ISR cable and software specifications, refer to ISR data sheets. For a detailed description of ISR capabilities, refer to the Cypress application note, "An Introduction to In System Reprogramming with FLASH370i."

PCI Compliance

The FLASH370i family of CMOS CPLDs are fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The simple and predictable timing model of FLASH370i ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without simple and predictable timing, PCI compliance is dependent upon routing and product term distribution.

3.3V or 5.0V I/O operation

The FLASH370i family can be configured to operate in both 3.3V and 5.0V systems. All devices have two sets of V_{CC} pins: one set, V_{CCINT} for internal operation and input buffers, and another set, VCCIO, for I/O output drivers. V_{CCINT} pins must always be connected to a 5.0V power supply. However, the V_{CCIO} pins may be connected to either a 3.3V or 5.0V power supply, depending on the output requirements. When V_{CCIO} pins are connected to a 5.0V source, the I/O voltage levels are compatible with 5.0V systems. When V_{CCIO} pins are connected to a 3.3V source, the input voltage levels are compatible with 5.0V and 3.3V systems, while the output voltage levels are compatible with 3.3V systems. There will be an additional timing delay on all output buffers when operating in 3.3V I/O mode. The added flexibility of 3.3V I/O capability is available in commercial and industrial temperature ranges.

Bus Hold Capabilities on all I/Os and Dedicated Inputs

In addition to ISR capability, a new feature called bus-hold has been added to all FLASH370i I/Os and dedicated input pins. Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold recalls the last state of a pin when it is three-stated, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to $V_{\rm CC}$ or GND.

Design Tools

Development software for the CY7C371i is available from Cypress's *Warp*TM, *Warp* ProfessionalTM, and *Warp* EnterpriseTM software packages. Please refer to the data sheets on these products for more details. Cypress also actively supports almost all third-party design tools. Please refer to third-party tool support for further information.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied-55°C to +125°C Supply Voltage to Ground Potential -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State -0.5V to +7.0V DC Input Voltage......-0.5V to +7.0V DC Program Voltage12.5V

Static Discharge Voltage	.>2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC} V _{CCINT}	V _{CCIO}
Commercial	0°C to +70°C	5V ± 0.25V	5V ± 0.25V OR 3.3V ± 0.3V
Industrial	–40°C to +85°C	5V ± 0.5V	5V ± 0.5V OR 3.3V ± 0.3V

Output Current into Outputs......16 mA Electrical Characteristics Over the Operating Range^[2]

Parameter	Description	Test Conditions				Тур.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min.	$I_{OH} = -3.2 \text{ mA (Com'l/Inc}$	2.4			V	
V _{OHZ}	Output HIGH Voltage	V _{CC} = Max.	$I_{OH} = 0 \mu A (Com'I/Ind)$	[3, 4]			4.0	V
	with Output Disabled ^[7]		$I_{OH} = -50 \mu\text{A} (\text{Com'l/In})$	ıd) ^[3, 4]			3.6	V
V _{OL}	Output LOW Voltage	V _{CC} = Min.	I _{OL} = 16 mA (Com'l/Ind)	[3]			0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed	Input Logical HIGH Volta	ige for all Inputs ^[5]	2.0		7.0	V
V _{IL}	Input LOW Voltage	Guaranteed	nteed Input Logical LOW Voltage for all Inputs ^[5]				0.8	V
I _{IX}	Input Load Current	V _I = Internal C	ernal GND, V _I = V _{CC}				+10	μΑ
I _{OZ}	Output Leakage Current	V _{CC} = Max.,	Max., $V_O = GND$ or $V_O = V_{CC}$, Output Disabled				+50	μΑ
		V _{CC} = Max.,	CC = Max., V _O = 3.3V, Output Disabled ^[4]				-125	μΑ
I _{OS}	Output Short Circuit Current ^[6, 7]	V _{CC} = Max., \	= Max., V _{OUT} = 0.5V				-160	mA
I _{CC}	Power Supply Current ^[8]			Com'l/Ind.		75	125	mA
		$f = 1 \text{ MHz}, V_{IN}$	$_{\rm I}$ = GND, $V_{\rm CC}$	Com'l "L", -66		45	75	mA
I _{BHL}	Input Bus Hold LOW Sustaining Current	V _{CC} = Min., V	_{IL} = 0.8V		+75			μА
I _{BHH}	Input Bus Hold HIGH Sustaining Current	$V_{CC} = Min., V_{IH} = 2.0V$			- 75			μΑ
I _{BHLO}	Input Bus Hold LOW Overdrive Current	V _{CC} = Max.	CC = Max.				+500	μΑ
I _{BHHO}	Input Bus Hold HIGH Overdrive Current	V _{CC} = Max.					-500	μΑ

Capacitance^[7]

Parameter	Description	Test Conditions	Min.	Max.	Unit
C _{IN} [9]	Input Capacitance	V _{IN} = 5.0V at f = 1 MHz		8	pF
C _{CLK}	Clock Signal Capacitance	V _{IN} = 5.0V at f = 1 MHz	5	12	pF

Notes:

- 2. If V_{CCIO} is not specified, the device can be operating in either 3.3V or 5V I/O mode; $V_{CC}=V_{CCINT}$.
- $I_{OH} = -2 \text{ mA}$, $I_{OL} = 2 \text{ mA}$ for SDO.
- When the I/O is three-stated, the bus-hold circuit can weakly pull the I/O to a maximum of 4.0V if no leakage current is allowed. This voltage is lowered significantly by a small leakage current. Note that all I/Os are three-stated during ISR programming. Refer to the application note "Understanding Bus Hold" for additional information.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.

 Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.

- Tested initially and after any design or process changes that may affect these parameters. Measured with 16-bit counter programmed into each logic block. $C_{I/O}$ for dedicated Inputs, and I/Os with JTAG functionality is 12 pF Max., and for ISR_{EN} is 15 pF Max.




Inductance^[7]

Parameter	Description	Test Conditions	100-Pin TQFP	84-Lead PLCC	Unit
L	Maximum Pin Inductance	V _{IN} = 5.0V at f = 1 MHz	8	8	nΗ

Endurance Characteristics^[7]

Parameter Description		Test Conditions	Max.	Unit
N	Maximum Reprogramming Cycles	Normal Programming Conditions	100	Cycles

AC Test Loads and Waveforms



Parameter ^[10]	V _x	Output Waveform–Measurement Level
t _{ER(-)}	1.5V	V _{OH} 0.5V
t _{ER(+)}	2.6V	V _{OL} 0.5V V _X
t _{EA(+)}	1.5V	V _X 0.5V V _{OH}
t _{EA(-)}	V _{the}	V _X 0.5V V _{OL}

(d) Test Waveforms

Note:

10. t_{ER} measured with 5-pF AC Test Load and t_{EA} measured with 35-pF AC Test Load.



Switching Characteristics Over the Operating Range $^{[11]}$

		7C373	3i–125	7C373	3i–100		'3i–83 3iL-83		′3i–66 3iL–66	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Combinato	rial Mode Parameters	I	I		I		ı		ul	ı
t _{PD}	Input to Combinatorial Output ^[1]		10		12		15		20	ns
t _{PDL}	Input to Output Through Transparent Input or Output Latch ^[1]		13		15		18		22	ns
t _{PDLL}	Input to Output Through Transparent Input and Output Latches ^[1]		15		16		19		24	ns
t _{EA}	Input to Output Enable ^[1]		14		16		19		24	ns
t _{ER}	Input to Output Disable		14		16		19		24	ns
Input Regi	stered/Latched Mode Parameters	I	I		I		ı		ul	
t _{WL}	Clock or Latch Enable Input LOW Time ^[7]	3		3		4		5		ns
t _{WH}	Clock or Latch Enable Input HIGH Time ^[7]	3		3		4		5		ns
t _{IS}	Input Register or Latch Set-Up Time	2		2		3		4		ns
t _{IH}	Input Register or Latch Hold Time	2		2		3		4		ns
t _{ICO}	Input Register Clock or Latch Enable to Combinatorial Output ^[1]		14		16		19		24	ns
t _{ICOL}	Input Register Clock or Latch Enable to Output Through Transparent Output Latch ^[1]		16		18		21		26	ns
Output Re	gistered/Latched Mode Parameters									
t _{CO}	Clock or Latch Enable to Output ^[1]		6.5		6.5		8		10	ns
t _S	Set-Up Time from Input to Clock or Latch Enable	5.5		6		8		10		ns
t _H	Register or Latch Data Hold Time	0		0		0		0		ns
t _{CO2}	Output Clock or Latch Enable to Output Delay (Through Memory Array) ^[1]		14		16		19		24	ns
tscs	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	8		10		12		15		ns
t _{SL}	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	10		12		15		20		ns
t _{HL}	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		0		ns
f _{MAX1}	Maximum Frequency with Internal Feedback (Least of $1/t_{SCS}$, $1/(t_{S}+t_{H})$, or $1/t_{CO})^{[7]}$	125		100		83		66		MHz
f _{MAX2}	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_{WL} + t_{WH})$, $1/(t_S + t_H)$, or $1/t_{CO})^{[7]}$	153.8		153.8		125		100		MHz
f _{MAX3}	Maximum Frequency of (2) CY7C373is with External Feedback (Lesser of $1/(t_{CO} + t_{S})$ and $1/(t_{WL} + t_{WH})^{[7]}$	83.3		80		62.5		50		MHz
t _{OH} -t _{IH} 37x	Output Data Stable from Output clock Minus Input Register Hold Time for 7C37x ^[7, 12]	0		0		0		0		ns

Notes:

All AC parameters are measured with 16 outputs switching and 35-pF AC Test Load.
 This specification is intended to guarantee interface compatibility of the other members of the CY7C370i family with the CY7C373i. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.




$\textbf{Switching Characteristics} \ \, \text{Over the Operating Range}^{[11]} \ \, \text{(continued)}$


Description	7C373i–125 7C		7C373i-100			7C373i–83 7C373iL-83		7C373i-66 7C373iL-66	
Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ode Parameters					•	•	•		
Input Register Clock to Output Register Clock	8		10		12		15		ns
Maximum Frequency in Pipelined Mode (Least of $1/(t_{CO} + t_{IS})$, $1/t_{ICS}$, $1/(t_{WL} + t_{WH})$, $1/(t_{IS} + t_{IH})$, or $1/t_{SCS})^{[7]}$	125		83.3		66.6		50.0		MHz
et Parameters		ı	ul		1	I.	1	I	
Asynchronous Reset Width ^[7]	10		12		15		20		ns
Asynchronous Reset Recovery Time ^[7]	12		14		17		22		ns
Asynchronous Reset to Output ^[1]		16		18		21		26	ns
Asynchronous Preset Width ^[7]	10		12		15		20		ns
Asynchronous Preset Recovery Time ^[7]	12		14		17		22		ns
Asynchronous Preset to Output ^[1]		16		18		21		26	ns
ler Parameter					•	•	•	•	
Tap Controller Frequency	500		500		500		500		kHz
de Parameters			•	•					
3.3V I/O mode timing adder		1		1		1		1	ns
	nput Register Clock to Output Register Clock Maximum Frequency in Pipelined Mode (Least of 1/(t _{CO} + t _{IS}), 1/t _{ICS} , 1/(t _{WL} + t _{WH}), 1/(t _{IS} + t _{IH}), or 1/t _{SCS}) If Parameters Asynchronous Reset Width ^[7] Asynchronous Reset to Output ^[1] Asynchronous Preset Width ^[7] Asynchronous Preset Recovery Time ^[7] Asynchronous Preset Tecovery Time ^[7] Asynchronous Preset Tecovery Time ^[7] Asynchronous Preset to Output ^[1] Ier Parameter Tap Controller Frequency Ide Parameters	nput Register Clock to Output Register Clock Maximum Frequency in Pipelined Mode (Least of 1/(t _{CO} + t _{IS}), 1/t _{ICS} , 1/(t _{WL} + t _{WH}), 1/(t _{IS} + t _{IH}), or 1/t _{SCS}) If Parameters Asynchronous Reset Width ^[7] Asynchronous Reset to Output ^[1] Asynchronous Preset Width ^[7] 10 Asynchronous Preset Width ^[7] Asynchronous Preset Width ^[7] Asynchronous Preset Tecovery Time ^[7] 12 Asynchronous Preset to Output ^[1] Per Parameter Tap Controller Frequency 500 The Parameters	nput Register Clock to Output Register Clock Maximum Frequency in Pipelined Mode (Least of 1/(t _{CO} + t _{IS}), 1/t _{ICS} , 1/(t _{WL} + t _{WH}), 1/(t _{IS} + t _{IH}), or 1/t _{SCS}) If Parameters Asynchronous Reset Width ^[7] Asynchronous Reset to Output ^[1] Asynchronous Preset Width ^[7] 10 Asynchronous Preset Width ^[7] 110 Asynchronous Preset Recovery Time ^[7] 120 Asynchronous Preset Recovery Time ^[7] 130 Asynchronous Preset Recovery Time ^[7] 141 Asynchronous Preset to Output ^[1] 151 Asynchronous Preset to Output ^[1] 162 Asynchronous Preset to Output ^[1] 163 Asynchronous Preset to Output ^[1] 164 Asynchronous Preset to Output ^[1] 175 Asynchronous Preset to Output ^[1] 176 Asynchronous Preset to Output ^[1] 187 Asynchronous Preset to Output ^[1] 188 Asynchronous Preset to Output ^[1] 199 Asynchronous Preset to Output ^[1] 190 Asynchronous Preset to Output ^[1] 100 Asynchronous Preset to Output ^[1] 110	nput Register Clock to Output Register Clock Maximum Frequency in Pipelined Mode (Least of 1/(t _{CO} + t _{IS}), 1/t _{ICS} , 1/(t _{WL} + t _{WH}), 1/(t _{IS} + t _{IH}), or 1/(t _{SCS}) If Parameters Asynchronous Reset Width ^[7] Asynchronous Reset Recovery Time ^[7] Asynchronous Reset to Output ^[1] Asynchronous Preset Width ^[7] Asynchronous Preset Recovery Time ^[7] Asynchronous Preset Recovery Time ^[7] Asynchronous Preset Recovery Time ^[7] Asynchronous Preset to Output ^[1]	nput Register Clock to Output Register Clock Maximum Frequency in Pipelined Mode (Least of 1/(t _{CO} + t _{IS}), 1/t _{ICS} , 1/(t _{WL} + t _{WH}), 1/(t _{IS} + t _{IH}), or 1/(t _{SCS}) If the Parameters Asynchronous Reset Width [7] Asynchronous Reset to Output [1] Asynchronous Preset Width [7] Asynchronous Preset Recovery Time [7] Asynchronous Preset Recovery Time [7] Asynchronous Preset to Output [1] Asynchronous Preset to Output [1]	## Parameters Parameters	## Parameters ## Parameter ## Para	## Parameters ## Parameter ## Par	## Parameters ## Parameter ## Pa

Switching Waveforms

Combinatorial Output



Registered Output




7C373i-7



Switching Waveforms (continued)


Latched Output



7C373i-8


Clock to Clock





7C373i-10

Latched Input




7C373i-11




Switching Waveforms (continued)


Latched Input and Output



Asynchronous Reset




Asynchronous Preset





Switching Waveforms (continued)

Output Enable/Disable



7C373i-16

Ordering Information

Speed (MHz)	Ordering Code	Package Type	Package Type	Operating Range
125	CY7C373i-125AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-125JC	J83	84-Lead Plastic Leaded Chip Carrier	
100	CY7C373i-100AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-100JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373i-100AI	A100	100-Pin Thin Quad Flatpack	Industrial
	CY7C373i-100JI	J83	84-Lead Plastic Leaded Chip Carrier	
83	CY7C373i-83AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-83JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373i-83AI	A100	100-Pin Thin Quad Flatpack	Industrial
	CY7C373i-83JI	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373iL-83JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial
66	CY7C373i-66AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-66JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373i-66AI	A100	100-Pin Thin Quad Flatpack	Industrial
	CY7C373i-66JI	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373iL-66JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial


Document #: 38-00495-F

 $\label{eq:Flash370} FLASH370i, ISR, UltraLogic, \textit{Warp, Warp} \ Professional, and \textit{Warp} \ Enterprise \ are \ trademarks \ of \ Cypress \ Semiconductor \ Corporation.$



Package Diagrams

100-Pin Thin Plastic Quad Flat Pack (TQFP) A100





Package Diagrams

84-Lead Plastic Leaded Chip Carrier J83

