





Asymmetric N-Channel Enhancement-Mode MOSFET


MOSFET 1: V_{DS} 30V $R_{DS(ON)}$ 37mΩ I_D 5.8A

MOSFET 2: V_{DS} 30V $R_{DS(ON)}$ 18mΩ I_D 7.8A

SO-8



Mounting Pad Layout



Features

- Advanced Trench Process Technology
- High Density Cell Design for Ultra Low On-Resistance
- Specially Designed for Low Voltage DC/DC Converters
- Fast Switching for High Efficiency
- High temperature soldering in accordance with CECC802/Reflow guaranteed
- High efficiency, optimized for PWM.

Mechanical Data

Case: SO-8 molded plastic body

Terminals: Leads solderable per MIL-STD-750, Method 2026

Mounting Position: Any

Weight: 0.5g

Packaging Codes/Options:

5B/2.5K per reel, 12.5K per carton

Maximum Ratings and Thermal Characteristics (TA = 25°C unless otherwise noted)

Parameter	Symbol	MOSFET-1	MOSFET-2	Unit
Drain-Source Voltage	V_{DS}	30	30	V
Gate-Source Voltage	V_{GS}	± 20	± 20	
Continuous Drain Current $T_J = 150^\circ\text{C}^{(1)}$	I_D	5.8	7.8	A
Pulsed Drain Current	I_{DM}	20	30	
Continuous Source Current (Diode Conduction) ⁽¹⁾	I_S	1.7	1.7	
Maximum Power Dissipation ⁽¹⁾	P_D	2 1.3	2 1.3	W
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150		°C
Maximum Junction-to-Ambient ⁽¹⁾ Thermal Resistance	$R_{\theta JA}$	62.5	62.5	°C/W

Asymmetric N-Channel Enhancement-Mode MOSFET

Electrical Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Test Condition		Min	Typ	Max	Unit
Static							
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$	Q1, Q2	30	—	—	V
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = 250\mu\text{A}$	Q1, Q2	1.0	—	3.0	V
Gate-Body Leakage	I_{GSS}	$\text{V}_{\text{DS}} = 0\text{V}, \text{V}_{\text{GS}} = \pm 20\text{V}$	Q1, Q2	—	—	± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}} = 30\text{V}, \text{V}_{\text{GS}} = 0\text{V}$	Q1, Q2	—	—	1	μA
On-State Drain Current ⁽²⁾	$\text{I}_{\text{D(on)}}$	$\text{V}_{\text{DS}} \geq 5\text{V}, \text{V}_{\text{GS}} = 10\text{V}$	Q1 Q2	20 30	—	—	A
Drain-Source On-State Resistance ⁽²⁾	$\text{R}_{\text{DS(on)}}$	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 5.8\text{A}$	Q1	—	23.5	37	mΩ
		$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 7.8\text{A}$	Q2	—	15.5	18	
		$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 4.7\text{A}$	Q1	—	32.5	55	
		$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 6.3\text{A}$	Q2	—	20.5	28	
Forward Transconductance ⁽²⁾	g_{fs}	$\text{V}_{\text{DS}} = 15\text{V}, \text{I}_D = 5.8\text{A}$ $\text{V}_{\text{DS}} = 15\text{V}, \text{I}_D = 7.8\text{A}$	Q1 Q2	— —	16 27	—	S
Diode Forward Voltage	V_{SD}	$\text{I}_S = 1.7\text{A}, \text{V}_{\text{GS}} = 0\text{V}$	Q1, Q2	—	0.75	1.2	S

Dynamic


Total Gate Charge	Q_g	Q1 $\text{V}_{\text{DS}} = 15\text{V}, \text{V}_{\text{GS}} = 5\text{V}$ $\text{I}_D = 5.8\text{A}$	Q1 Q2	— —	8.1 20	11 27	nC
Gate-Source Charge	Q_{gs}	Q2 $\text{V}_{\text{DS}} = 15\text{V}, \text{V}_{\text{GS}} = 5\text{V}$ $\text{I}_D = 10\text{A}$	Q1 Q2	— —	2.1 5.8	—	
Gate-Drain Charge	Q_{gd}		Q1 Q2	— —	2.8 6.3	—	
Turn-On Delay Time	$\text{t}_{\text{d(on)}}$	$\text{V}_{\text{DD}} = 15\text{V}, \text{R}_{\text{L}} = 15\Omega, \text{ID} \approx 1\text{A}, \text{V}_{\text{GEN}} = 10\text{V}, \text{R}_{\text{G}} = 6\Omega$	Q1 Q2	— —	7 10	14 20	ns
Rise Time	t_r		Q1 Q2	— —	6 10	12 20	
Turn-Off Delay Time	$\text{t}_{\text{d(off)}}$		Q1 Q2	— —	25 51	40 77	
Fall Time	t_f		Q1 Q2	— —	8 21	16 35	
Input Capacitance	C_{iss}		Q1 Q2	— —	840 1885	—	
Output Capacitance	C_{oss}	$\text{V}_{\text{DS}} = 15\text{V}, \text{V}_{\text{GS}} = 0\text{V}$ $f = 1.0 \text{ MHz}$	Q1 Q2	— —	150 325	—	pF
Reverse Transfer Capacitance	C_{rss}		Q1 Q2	— —	80 180	—	

Notes: (1) Surface mounted on FR4 board, $t \leq 10 \text{ sec}$.

(2) Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$



Switching Waveforms



Asymmetric N-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 1 – Output Characteristics




Fig. 2 – Transfer Characteristics




Fig. 3 – Threshold Voltage
vs. Temperature




Fig. 4 – On-Resistance
vs. Drain Current




Fig. 5 – On-Resistance
vs. Junction Temperature





Fig. 6 – On-Resistance
vs. Gate-to-Source Voltage



Asymmetric N-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 7 – Gate Charge




Fig. 8 – Capacitance




Fig. 9 – Source-Drain Diode Forward Voltage





Fig. 10 – Breakdown Voltage vs.
Junction Temperature



Asymmetric N-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 1 – Output Characteristics







Fig. 2 – Transfer Characteristics




**Fig. 3 – Threshold Voltage
vs. Temperature**




**Fig. 4 – On-Resistance
vs. Drain Current**



**Fig. 5 – On-Resistance
vs. Junction Temperature**



**Fig. 6 – On-Resistance
vs. Gate-to-Source Voltage**



Asymmetric N-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 7 – Gate Charge




Fig. 8 – Capacitance




Fig. 9 – Source-Drain Diode Forward Voltage




Fig. 10 – Breakdown Voltage vs.
Junction Temperature

