



Am2971A

Enhanced Programmable Event Generator (PEG)TM

Advanced
Micro
Devices

DISTINCTIVE CHARACTERISTICS

- Generates arbitrarily defined output sequences on 12 parallel outputs
- Timing resolution down to 10 ns
- Internal frequency-multiplying Phase-Locked Loop (PLL)
- Crystal-controlled on-chip oscillator
- Programmable trigger polarity and STOP function


GENERAL DESCRIPTION

The PEG is a versatile source of 12 simultaneous timing sequences. It can act as a digital substitute for multiple tapped delay lines or as a general-purpose user-programmable waveform generator.

Timing is derived from an external TTL source or an on-chip crystal oscillator, combined with an on-chip pro-


grammable frequency-multiplying PLL and clock divider. This achieves excellent timing resolution, down to 10 ns, from low-cost stable frequency sources of 10 MHz or less. The PEG uses platinum-silicide fuse technology and is programmed similar to any other AMD PROM.

BLOCK DIAGRAM




05280-001A

CONNECTION DIAGRAMS




05280-002A



05280-003A

* Top View, JEDEC type-C package (NC = No Connection)

LOGIC SYMBOL



Approximate Gate Count: 100

Die Size: 0.173" x 0.257"

05280-004A

THERMAL CHARACTERISTICS

	24-pin Ceramic DIP	44-pin Ceramic LCC	Unit
θ_{JC} Max.	11	15	$^{\circ}\text{C}/\text{W}$
θ_{JA} Max.	49	75	$^{\circ}\text{C}/\text{W}$

Am2971A


6-113

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations	
AM2971A	DC, LC, XC

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. **Device Number**
- b. **Speed Option (if applicable)**
- c. **Package Type**
- d. **Temperature Range**
- e. **Optional Processing**



Valid Combinations	
AM2971A	/BJA, /BUA

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

A_0 – A_2

Addresses (Inputs)

These three bits access the Start Address Generator which contains eight user-programmed start locations. Each cycle starts at the location pointed to by the Start Address Generator word selected by the A_0 – A_2 inputs. In the Program Mode, these inputs are unused and may be allowed to float.

CLK/ X_1 and X_2

Clock/Crystal (Input/Output)

A TTL-level clock may be applied to the CLK/ X_1 input, with the X_2 output left floating, or an AT-cut parallel resonant crystal may be connected between these two pins.

CLKOUT

Output Clock (Output)

CLKOUT is a clock output pin which may be used for system reference. The output frequency for CLKOUT (f_c) is fuse-programmable to be either 0.5, 1, or 2 times the input frequency. This output is not valid in the Bypass Mode. In the Program Mode a high-voltage pulse is applied to CLKOUT to blow selected fuses.

FLTR

Filter

This pin is used to connect a 0.47- μ F filter capacitor between the Phase-Locked Loop and ground when an external crystal is used or the PLL is selected. When clocking the PEG with an external TTL source greater than 10 MHz in the Bypass Mode, this pin should be tied LOW.

FUNCTIONAL DESCRIPTION

The leading edge of the trigger pulse (polarity is fuse-programmable) causes the continuously running internal clock to step through the on-chip PROM addresses, starting at one of eight fuse-programmed locations selected by the A_0 – A_2 inputs.

Each addressed PROM location generates a fuse-programmed 12-bit pattern on the T_0 – T_{11} outputs, and internally generates the fuse-programmable next PROM address as well as a fuse-programmable STOP bit, if desired. Since there is no program counter, there is an almost infinite number of ways of programming the PEG for any desired output pattern. The user will most likely choose an ascending address sequence, but this is only one of many arbitrary choices.

The address sequence can loop but cannot execute conditional jumps.

The sequence of operations stops either as a result of the trailing edge of the trigger pulse (if so enabled by a fuse) or by the programmable STOP bit. A new se-

See Figure 8 for proper device decoupling with the PLL Bypassed.

T_0 – T_{11}

Timing Outputs (Outputs; Active HIGH)

These are the twelve timing outputs which follow a user-programmed timing pattern. They are registered for glitch-free operation. In the Program and Verify Modes, T_0 – T_{10} function as address inputs to access each individual fuse. T_0 – T_5 serve as Row Address inputs, and T_6 – T_{10} serve as Column Address inputs (see Table 6). After power-up, these outputs are all LOW. T_{11} functions as data input in the Program Mode and as data output in the Verify Mode.

TRIG

Trigger (Input)

The timing cycle of the PEG can be started by either the rising or falling edge of the start (TRIG) pulse; the polarity is defined as a fuse option (fuse #621) in the TRIGGER POLARITY block. The trailing edge of the start (TRIG) pulse stops the timing sequence if the STOP TRIG fuse (fuse #622) is left unprogrammed (0).

POWER, GROUND

TTL/PLL Power Pair

There are two sets of V_{CC} and ground pins. One power pair is used by the PLL (Phase-Locked Loop) and the internal ECL circuitry. The other power pair is used by the remainder of the chip (TTL). Surface-mount packages have additional supply connections. All power and grounds must be connected regardless of mode of operation.

quence can only be started after the previous sequence has stopped.

The internal clock frequency, f_c (see Operational Description for an explanation of all internal and external signal frequencies), is derived from and is proportional to the frequency on the X_1 input, which is either an external TTL signal or the resonant frequency of a crystal connected between X_1 and X_2 . Controlled by programmable fuses, the frequency on X_1 is either used directly or is first multiplied by a factor of 1.25, 2.5, 5, or 10 to generate the internal clock frequency. A clock output is available; its frequency (fuse-programmable) is either half, double, or equal to the frequency on X_1 . This output is not valid in the Bypass Mode.

Operational Description

Frequency Definitions

To avoid confusion, the definitions of the various frequencies associated with the PEG are given below:

f_i = This is the user's Input Frequency into the CLK/ X_1 pin.

f_o = This is the PEG's Output Frequency at the CLKOUT pin. A CLKOUT signal is valid only when the PLL is used.

f_c = This is the Internal Clock Frequency, which is gated into the event generator state machine. When a timing sequence has been stopped, there is no f_c .

f_A = This is the Internal Altered Input Frequency, which is equivalent to f_c in value. This frequency is always generated, but it is not gated to the state machine (thus becoming f_c) unless a sequence is started.

f_{PLL} = This is the Phase-Locked Loop Frequency ($f_i \times 5$ or $f_i \times 10$).

TRIG-to-Output Delay

Operation of the PEG is initiated by a transition (of programmed polarity) on the TRIG input. This transition starts a series of internal events which lead to the clocking of the T_0 - T_{11} output registers and to programmed changes on these outputs.

There are two possible conditions:

If the TRIG transition is synchronous with the frequency on X_1 (i.e., X_1 is a TTL clock signal and TRIG is synchronized with it), then the TRIG-to-output delay can be well-controlled, but the designer must analyze the timing and programming relationship carefully, as described below.

In the more normal case where TRIG is asynchronous to the frequency on X_1 , the TRIG-to-output delay can be described very simply, but has an unavoidable uncertainty of one internal clock period.

Trigger Asynchronous

Start Delay

The delay from the active trigger edge to the first possible change of output pattern on T_0 - T_{11} is the sum of:

- 1) Propagation delays in the trigger circuit plus output driver,
- 2) Up to one clock period of f_A due to the asynchronous relationship between TRIG and f_A , and
- 3) One clock period of f_A (used internally to prevent metastable operation).

Stop Delay

A timing sequence can be stopped either by the trailing edge of the start (TRIG) pulse (if so enabled by leaving

fuse #622 unprogrammed) or by a programmed STOP bit in the Next Address/Event Generator fuse block.

The timing sequence stops when it detects either or both of these conditions. If stopped by a programmed STOP bit, the outputs remain at the level that is programmed in the same address location as the STOP bit. If stopped from the TRIG input, there is a delay equivalent to the starting delay.

Trigger Synchronous

Detailed Analysis of the Start and Stop Timing Sequences

The operation of the TRIG function can best be described by a synchronous state machine which uses f_A as the clock. All transitions occur on the rising clock edge. Figure 1 is the state diagram, Figure 2 the equivalent timing diagram. The state diagram uses the terms "active" and "inactive" edges of TRIG, since the actual polarity of TRIG is user-programmable.

State A is the idle state, after a reset or after operation has stopped for more than two periods of f_A . In state A, Select and f_c are HIGH (i.e., the Next Address/Event Generator PROM is addressed from the Start Address Generator PROM), but the output registers are not clocked; they retain their previous value.


When TRIG goes active, the next rising edge of f_A forces the state machine into state B and causes f_c to be equal to f_A . The output registers are still not clocked.

The next rising edge of f_A forces the state machine into state C, clocks the output from the Next Address/Event Generator PROM into the output register and forces Select LOW. Subsequent cycles use the registered "next address" output as an address to the Next Address/Event Generator PROM. State C lasts until a STOP condition is encountered.

When a STOP condition is encountered, the next rising edge of f_c forces the state machine into state D. If TRIG goes active while the state machine is in state D, the next rising edge of f_A will cause it to go to state B; otherwise it will go to state A.


The shortest possible sequence is A-B-C-D-A, staying one f_A period in states B, C, D.

The fastest possible retrigger goes C-D-B-C, staying one f_A period in states D and B, at frequencies below 50 MHz. At frequencies greater than 50 MHz, the PEG will stay two clock periods in state D.



05280-005A

Figure 1. State Machine Diagram



05280-006A

Figure 2. State Machine Timing (Bypass Mode)

Start And Stop Timing Synchronous With f_i

The following paragraphs describe in detail the timing relationship and requirements between TRIG and the output changes on T_0 - T_{11} , provided that TRIG is synchronous with f_i .

Bypass Mode ($f_c = f_i$)

TRIG must change from inactive to active for a specified setup time before the rising edge on X_1 and must stay active at least until 5 ns after the next subsequent rising edge on X_1 . If the inactive-going edge of TRIG is programmed as a STOP condition, the shortest legitimate TRIG pulse will cause the state machine to cycle from state A to B to C to D, clocking the output register twice (first with the code accessed by the start address, then with the code accessed by the "next address" bits). If TRIG lasts additional X_1 clock periods, the state machine will spend this additional time in state C and the PEG will step through more codes.

PLL $x5$ or $x10$ Mode

When the f_{PLL} output is used as f_A , either 5 or 10 internal

clock cycles occur for every f_i clock cycle. Since f_A is phase-synchronized to the rising edge of X_1 , the timing analysis is very similar to the previous one, with f_A substituted for periods on X_1 . The setup times associated with f_i also apply to f_A , since f_A is in phase with f_i . If the TRIG setup time with respect to X_1 exceeds one f_{PLL} period, then the state machine may trigger on the earlier internal clock. Because of the spread of guaranteed device parameters, an uncertainty is introduced. Thus, using the "STOP-from-TRIG" feature to generate a predetermined number of output sequences could result in an incorrect number of transitions (either more or less).

+2 or +4 Mode

In this mode the rising transitions of f_A are no longer uniquely related to the rising transitions of f_i or f_{PLL} , since the +2 counter can be in either of two starting states and the +4 counter can be in any one of four possible starting states.

The START and STOP sequences, therefore, have an additional unpredictable delay of either a 0 or 1/2 period of f_A (if +2 is chosen), or either a 0, 1/4, 1/2, or 3/4 period of f_A (if +4 is chosen).




Figure 3. PLL Mode

05280-007A




Figure 4. +2 Mode

05280-008A




Figure 5. +4 Mode

05280-009A

Output Skew and Jitter

The twelve timing waveform outputs (T₀-T₁₁) are synchronized internally in an output register in order to minimize output skew.

The guaranteed maximum value for the remaining skew is specified by parameters 6-10 in the Switching Characteristics Table (depending upon the PEG version used and the number and type of transitions).

See Switching Characteristics for tighter skew specifications of certain outputs. More closely matched outputs should be used for more critical timing.

Any oscillator, and especially a Phase-Locked Loop, exhibits a certain amount of jitter — random phase modulation of the internal clock. Such jitter affects all outputs together (synchronously).

Jitter is typically less than ±1.0 ns for the ceramic DIP and Flatpack, and less than ±0.5 ns for the LCC package.

Output Event Resolution

Each of the twelve timing waveform outputs (T₀-T₁₁) can be programmed to change on any rising edge of the internal clock frequency (f_c), with the following restrictions:

The Am2971A has a maximum operating frequency of 100 MHz with a TTL source, all outputs in use. An output resolution of 10 ns for transitions of the same output or between transitions of different outputs is obtainable when a maximum of nine outputs (any nine) are switched simultaneously. If more than nine outputs are used, resolution within the same output is 20 ns, and 10 ns between outputs. If a crystal is used to clock the Am2971A, all outputs may be used, but only six outputs (any six) can be programmed to switch simultaneously. The output resolution with six outputs switching can be 10 ns within or between outputs. At internal frequencies less than 85 MHz, there are no programming restrictions (all outputs can switch simultaneously).

**Table 1. Output Resolution
(Between Successive Transitions of the Same Output)**

Number of outputs switching simultaneously		12, 11, 10	9, 8, 7	6, 5, 4, 3, 2, 1
TTL Clock Source	PLL	20 ns	10 ns	10 ns
	Bypass			
Crystal Clock Source		Not Allowed	Not Allowed	10 ns

Oscillator

The Am2971A contains an inverting linear amplifier which can be used as a crystal oscillator. Various types of crystals are available, and the manufacturers' literature should be consulted to determine the appropriate type.

Crystal frequency varies with load capacitance. It is therefore important to match the load specified by the crystal manufacturer for a standard crystal (usually 32 pF), or to specify the load when ordering a special crystal.

The circuit of a typical 1st-harmonic oscillator is shown in Figure 6. The crystal load is comprised of the two 68-pF capacitors effectively in series. This 34 pF approximates the standard 32-pF crystal load. If a closer match is required, one of the capacitors should be replaced with a parallel combination of a fixed capacitor and a trimmer.

A typical crystal specification for use in this circuit is:

- Frequency Range: 2–20 MHz
- Resonance: AT, Parallel Resonant Mode
- Load: 32 pF
- Stability: to match system requirements

In order to eliminate stray pick-up, it is good practice to ground the case of the crystal and to keep all connections as short as possible.


At fundamental frequencies below 6 MHz, the crystal might accidentally operate in 3rd-harmonic mode. To prevent this, a resistor should be added in series with the X₂ pin as shown in the circuit diagram (Figure 6).

The resistor value should equal the impedance of C:

$$R = XC = \frac{1}{2\pi f \cdot C} = \frac{2342 \Omega}{f(\text{MHz})} \quad \text{Example: } R = 390 \Omega \text{ for 6 MHz}$$


Design Considerations

- 1) Oscillator external connections must be less than 1" long—wirewrap is not recommended.
- 2) V_{CC} and GND connections to power plane should be less than 1/2" long.
- 3) Effective supply decoupling over a broad frequency range is mandatory (Reference Figures 7 and 8).




05280-010A

Figure 6. Am2971A Crystal Oscillator Circuit



05280-011A

Figure 7. Am2971A Recommended Layout and Decoupling (Crystal Input)



05280-014A

Figure 8. PEG Decoupling With PLL Bypassed

Bypass Mode Decoupling

When using the PEG with a direct TTL source above 10 MHz with the PLL bypassed, the decoupling shown in Figure 8 is mandatory.

The decoupling of the FLTR (filter) pin is necessary at frequencies higher than 10 MHz because the PLL will attempt to lock onto the incoming clock signal at CLK/X₁. This can cause anomalies in device operation and increase device jitter. Grounding the FLTR pin will isolate the PLL from the incoming clock and permit proper operation of the PEG.

PROGRAMMING

JEDEC Fuse Map

Table 6 shows the JEDEC fuse map and describes the

fuse-addressing mechanism. For programming purposes the fuses are addressed by using T₀–T₁₀ as inputs.

Each of the 622 fuses is addressed individually and programmed (output HIGH) or left unprogrammed (output LOW) by the equivalent level on T₁₁.

The fuses are addressed by a row/column matrix:

Input signals on pins T₀–T₅ define the row (T₀ = LSB, T₅ = MSB).

Input signals on pins T₆–T₁₀ define the column (T₆ = LSB, T₁₀ = MSB).

(Table 6 uses decimal notation for rows and columns. Note that there is no direct relationship between the row and column addresses and the fuse number. The fuse number is only used to refer to a particular fuse.)

In the Next Address/Event Block, each row describes the fuses used in one event. The bits accessed by columns 0 to 4 represent the Next Address column (address 0 accesses the LSB of the next address), the bits accessed by columns 5 through 16 represent the 12 output levels (column address 5 accesses the bit that uses T_0 as an output), and column address 17 accesses the STOP bit.

In the Start Address Block, the eight starting addresses are programmed by row addresses 32–39 (row address 32 programs the 5-bit word that defines the starting address selected by a 0 on the A_0 – A_2 inputs, row address 39 programs the word that defines the starting address selected by a 7 on the A_0 – A_2 inputs).

The Control Fuses (Reference Tables 2, and 6, and Figure 9) are accessed by row address 40 and column

addresses 23–29. The functions of these fuses are described below:

- Fuse #616:** 0 = Divide-by-2 divider is not selected
1 = Divide-by-2 divider is selected (#617 must be zero)
- Fuse #617:** 0 = Divide-by-4 divider is not selected
1 = Divide-by-4 divider is selected (#616 must be zero)
- Fuse #618:** 0 = f_A is generated from PLL output
1 = $f_A = f_i$
- Fuse #619:** 0 = PLL multiplies by 10
1 = PLL multiplies by 5
- Fuse #620:** 0 = $f_O = f_{PLL}$ divided by 10
1 = $f_O = f_{PLL}$ divided by 5
- Fuse #621:** 0 = Start on rising edge of TRIG
1 = Stop on falling edge of TRIG
- Fuse #622:** 0 = Stop on trailing edge of TRIG (polarity defined by #621)
1 = No stop on trailing edge of TRIG

Table 2. Clock Logic Control Fuses

Fuse Pattern					Internal Clock		CLKOUT	
#616	#617	#618	#619	#620	f_A	(f_c)	f_O	
0	0	0	0	0	10	$X f_i$	1	$X f_i$
1	0	0	0	0	5	$X f_i$	1	$X f_i$
0	1	0	0	0	2.5	$X f_i$	1	$X f_i$
0	0	0	0	1	10	$X f_i$	2	$X f_i$
1	0	0	0	1	5	$X f_i$	2	$X f_i$
0	1	0	0	1	2.5	$X f_i$	2	$X f_i$
0	0	0	1	0	5	$X f_i$	0.5	$X f_i$
1	0	0	1	0	2.5	$X f_i$	0.5	$X f_i$
0	1	0	1	0	1.25	$X f_i$	0.5	$X f_i$
0	0	0	1	1	5	$X f_i$	1	$X f_i$
1	0	0	1	1	2.5	$X f_i$	1	$X f_i$
0	1	0	1	1	1.25	$X f_i$	1	$X f_i$
X	X	1	0	0	1	$X f_i$	1	$X f_i$
X	X	1	0	1	1	$X f_i$	2	$X f_i$
X	X	1	1	0	1	$X f_i$	0.5	$X f_i$
X	X	1	1	1	1	$X f_i$	1	$X f_i$
1	1	X	X	X	Illegal code			

Note: f_i is the frequency on the X_1 input.




Figure 9. Clock Logic Control Fuse Locations

05280-012A




Figure 10. Programming and Verify Mode Timing

05280-013A

Programming Procedure

The following section describes the hardware requirements for programming the PEG.

This information is supplied for the designer of programming equipment. Normally the user of a PEG will utilize commercially available programming equipment and therefore has no need to study these pages (programming equipment information can be found in Table 3).

The PEG, like all AMD bipolar PROMs and PALS[®], is programmed by selectively blowing platinum-silicide fuse links, one link at a time.

The table of programming parameters specifies not only the required voltage levels, but also the delays between the various actions (rise times for T₁₁ and CLKOUT), and the length of the programming pulse t_p.

During the program and verify operation, TRIG must be pulled to V_{OP} (15 V) which disables the T₀-T₁₁ and CLKOUT outputs. The fuse to be programmed (or verified) is selected by applying Row and Column addresses (see Figure 10) to T₀-T₁₀. (T₀ is the LSB of the Row address, T₆ is the LSB of the Column address). The selected fuse is programmed (blown, changed from 0 to 1) by a logic HIGH on T₁₁ and a V_{IHH} pulse (12 V, 40–100 μs) on CLKOUT. It is common practice to verify each fuse-programming operation by three-stating the signal driving T₁₁ and then applying a LOW level to CLKOUT. A blown link is indicated by a HIGH output on T₁₁.

Most links will open within the specified programming time. Occasionally a link might be stronger and require an additional programming pulse of longer duration (4 to 10 ms).

After the link has been verified, programming proceeds to the next link. After all links have been programmed, the entire array should be verified. An unprogrammed fuse (0) is indicated by a LOW on T₁₁; a programmed fuse (1) by a HIGH on T₁₁.

All unprogrammed (unblown) fuses are 0.

An unprogrammed fuse in the Next Event/Address Block generates a LOW on the outputs and a 0 as the next address. (The user can take advantage of this fact to "repair" a program error. For example: If address 31

had been left unprogrammed, any erroneously programmed location (0-3) can be moved to address 31 by programming the additional "1's" in the Next-Address field of the preceding word).

Table 3 is a list of recommended suppliers for Am2971A programming support. Each supplier is required to complete qualification by AMD to ensure high programming yields. An asterisk indicates a certified supplier (qualification complete). Consult your AMD Sales Representative to determine the current status of vendors noted as TBD or for other available models.

Table 3. Programming Equipment Information

Supplier and Location	Programmer Model(s)	Personality Modules	Socket Adaptors	Development Software
*Digelec, Inc. Ocean, NJ 201-493-2420	u803B	FAM 12	DA 42	—
	860	—	—	—
Stag Microsystems Santa Clara, CA 800-227-8836 800-222-7824	ZM 2200	—	—	—
Varix, Inc. Dallas, TX 214-437-0777	SP 0300	—	—	—
	GP 1140			
*AMD, Inc. Sunnyvale, CA 800-538-8450	Data I/O Model 29/B	UniPak™ 2/2B	AmPEGASUS™	AmPEGPDS
Inlab, Inc. Broomfield, CO 800-237-6759	Inlab 28	—	—	A.C.E.
Kontron, Inc. Mountain View, CA 415-965-7020	EPP80	UPM/B	—	—
Minato, KK Tokyo, Japan	TBD	TBD	TBD	—
Data I/O, Inc. Redmond, WA 206-881-6444	UniSite™ 40	—	—	—

*Certified supplier (qualification complete).

UniPak and UniSite are trademarks of Data I/O Corporation.

Table 4. Programming Procedure

Step	Item	Description
1	Determine location of fuses which are to be blown	
2	Set TRIG = V_{OP}	This disables T_0 – T_{11} as outputs and prepares the chip for programming.
3	Set CLKOUT = V_{IHP}	This will three-state T_{11} and cause it to float up to V_{IHP} .
4	Set T_{11} = V_{IHP} after t_D	This prepares T_{11} to accept the programming current which will be gated through CLKOUT.
5	Set CLKOUT = V_{IHH} after t_D for programming time, t_{PF}	This gates the programming current to T_{11} .
6	Set CLKOUT = V_{IHP}	This removes the programming current from CLKOUT.
7	Remove applied voltage from T_{11}	This sets up T_{11} as output for Program Verification.

Table 5. Programming Verification Procedure

Step	Item	Description
1	Set TRIG = V_{OP} after t_D	TRIG remains at V_{OP} during the entire programming/verify cycle.
2	Set CLKOUT = V_{ILP} after t_D	This enables T_{11} as an output.
3a	Verify T_{11} = V_{OHP} (Note 1)	This condition occurs if programming has been successful.
3b	Verify T_{11} = V_{OLP} (Note 2)	This condition occurs if programming has been unsuccessful.

- Notes:
1. If verify indicates programming has been successful, proceed to the next fuse and program using the programming steps of the previous table.
 2. If verify indicates programming has been unsuccessful, return to the same fuse and re-attempt programming using the programming time t_{ps} .

PROGRAMMING PARAMETERS ($T_A, T_C = +25^\circ\text{C}$)

Parameter Symbol	Parameter Description	Min.	Typ.	Max.	Unit	
V _{IHH}	Control Pin Extra HIGH Level	11	12	13	V	
V _{OP}	Program Voltage at 15–200 mA	14	15	16	V	
V _{IHP}	Input HIGH Level During Programming and Verify	2.4	5	5.5	V	
V _{ILP}	Input LOW Level During Programming and Verify	0	0.3	0.5	V	
V _{CCP}	V _{CC} During Programming @ I _{CC} = 250 mA	COM'L	5	5.2	5.5	V
		MIL	5	5.2	5.5	
dV _{T11} /dt	Rate of Output Enable Voltage Change (T ₁₁ Rising Edge)	20		250	V/μs	
dV _{CLKOUT} /dt	Rate of Fuse Enable Voltage Change (CLKOUT Rising Edge)	100		1000	V/μs	
t _P	Programming Time First Attempt, t _{PF}	40	50	100	μs	
	Programming Time Subsequent Attempts, t _{PS}	4	5	10	ms	
t _D	Delays Between Various Level Changes	100	200	1000	ns	
t _V	Period During which Timing Output, T _n is Valid for Program Verification			500	ns	
V _{OHP}	Output HIGH Level During Programming and Verify	2.5	5	5.5	V	
V _{OLP}	Output LOW Level During Programming and Verify	0	0.3	0.4	V	

Note: 1. Parameters are not tested, but are guaranteed by design.

Table 7. PEG Summary

Parameter Description	Am2971A
Max. Operating Frequency	100 MHz
Max. 12-Output Skews:	
LOW-to-HIGH	2.5 ns
HIGH-to-LOW	2.5 ns
Opposite	6.5 ns
Max. Matched Output Skews: *	Down to:
LOW-to-HIGH	1.0 ns
HIGH-to-LOW	1.0 ns
Opposite	6.5 ns
I _{CC} , Maximum	425 mA
On-Chip Crystal Oscillator	Yes
Minimum Output Resolution:	
Between Outputs	10 ns
Same Output	10 ns

* See AC Switching Characteristics

PEG SUPPORT

AmPEGASUS

AMD's PEG Adaptor Socket and Universal Software (Am-PEGASUS) is a passive programmer adaptor socket made for use in conjunction with Data I/O Corporation's Model 29/29A/29B Universal Programmer equipped with a UniPak 2/2A/2B adaptor. This passive unit makes use of the generic 2K x 8 PROM socket by reassigning the PROM configuration into a PEG pin configuration and programming algorithm. The socket draws its power from the Model 29 and contains protective circuitry to provide additional safeguards for the UniPak. Additional information can be obtained from the AmPEGASUS User's Manual, PID# 09241A.

AmPEGPDS

AMD's PEG Programming Development Software (Am-PEGPDS) is a software tool designed to aid the user in creating fuse map in the JEDEC standard for programming a PEG device. The main purpose of the software is to create and translate the input specification into a format that can be accepted by the programmer. The input specification is created by the designer using Am-PEGPDS as an editor. AmPEGPDS is available on a

standard 5-1/4" floppy disk, included in both of the PEG Application Kits described as follows.

PEG Application Kits

The **PEG Starter Kit** includes:

- Am2971A PEG Data Sheet
- AmPEGPDS
- AmPEGPDS Software User's Manual
- Two PEG Unprogrammed Samples
- Applications Articles
- Am2971A Product Description

The PEG Starter Kit is available free of charge from any AMD Sales Representative.

The **PEG Design Kit** includes the **PEG Starter Kit** plus:

- AmPEGASUS Programming Adaptor Socket (customer to specify DIP or LCC)
- AmPEGASUS Translation Software
- AmPEGASUS User's Manual

Consult your AMD Sales Representative for pricing information on the PEG Design Kit.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to +150°C
Ambient Temperature with Power Applied	-55 to +125°C
Supply Voltage to Ground Potential Continuous (TLL and PLL V _{CC})	0 to +7.0 V
DC Voltage Applied to Outputs for HIGH Output State	0 to + V _{CC} Max.
DC Input Voltage	-0.5 to +5.5 V
DC Input Current	-18 to +5.0 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A)	0 to +70°C
TLL and PLL Supply Voltage (V _{CC})	5.0 V ± 10%
Min.	4.5 V
Max.	5.5 V

Military* (M) Devices

Case Temperature (T _C)	-55 to +125°C
TLL and PLL Supply Voltage (V _{CC})	5.0 V ± 10%
Min.	4.5 V
Max.	5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

** Military Product 100% tested at T_C = +25°C, +125°C, and -55°C.*


**DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified
(for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)**

Parameter Symbol	Parameter Description	Test Conditions (Note 1)*	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min. I _{OH} = -1 mA V _{IN} = V _{IH} or V _{IL}	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min. I _{OL} = 8 mA V _{IN} = V _{IH} or V _{IL}		0.4	V
V _{IH}	Input HIGH Voltage	Guaranteed Input HIGH Voltage for all Inputs (Note 2)	2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Input LOW Voltage for all Inputs (Note 2)		0.8	V
V _{IHC}	Input HIGH Voltage to CLK/X ₁	Guaranteed Input HIGH Voltage for all Inputs	3.0		V
V _{ILC}	Input LOW Voltage to CLK/X ₁	Guaranteed Input LOW Voltage for all Inputs		0.8	V
V _I	Input Clamp Voltage	V _{CC} = Min. I _{IN} = -18 mA (Note 2)		-1.2	V
I _{IH}	Input HIGH Current	V _{CC} = Min. CLK/X ₁ V _{IN} = 3.0 V		700	μA
		V _{CC} = Max. A ₀ -A ₂ and TRIG V _{IN} = 2.7 V		20	
I _{IL}	Input LOW Current	V _{CC} = Max. CLK/X ₁ V _{IN} = 0.5 V		-500	μA
		V _{CC} = Max. A ₀ -A ₂ and TRIG V _{IN} = 0.5 V		-250	
I _I	Input Current	V _{CC} = Min. CLK/X ₁ V _{IN} = 4.0 V		1.2	mA
		V _{CC} = Max. A ₀ -A ₂ V _{IN} = 5.5 V		100	
		V _{CC} = Max. TRIG V _{IN} = V _{CC} - 0.5 V		100	
I _{sc}	Output Short-Circuit Current	V _{CC} = Max. T ₀ -T ₁₁ , CLKOUT V _{OUT} = 0 V	-15	-100	mA
I _{CC}	Power Supply Current	V _{CC} = Max.		425	mA
		V _{CC} = 5.0 V T _C = 25°C (Note 4)		370	

*Key: C = COM'L Devices
M = MIL Devices

- Notes: 1. For conditions shown as Min. or Max., use appropriate value specified under Operating Range for the applicable device type.
2. Does not apply to CLK/X₁ and X₂.
3. No more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.
4. I_{CC} varies with temperature and oscillation frequency. Worst-case I_{CC} is at minimum temperature. Typical I_{CC} (V_{CC} = 5.0 V, T_A, T_C = +25°C) represents nominal units and is not tested. See the following graph.

Typical Power Supply Current (Nominal Unit)



05280-015A

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)

Clock Control Logic: PLL Bypassed

No.	Parameter Symbol	Parameter Description	Test Conditions*	Am2971A		Unit	
				Min.	Max.		
1	f _i	Direct TTL Clock Source, Input Frequency at CLK/X ₁ with PLL Multiplier set to "x1" (Fuse #618 = 0)	(Notes 1, 4)	C	0	100	MHz
				M	0	100	
		Crystal Clock Source (Note 6). Input Frequency at CLK/X ₁ and X ₂ with PLL Multiplier set to "x1" (Fuse #618 = 1)		C	0	100	
				M	0	100	
2	t _{RCO}	Rise Time of Clock Out (CLKOUT) Signal	(Note 1)	C		10	ns
				M		10	
3	t _{FCO}	Fall Time of Clock Out (CLKOUT) Signal	(Note 1)	C		10	ns
				M		10	
4	t _{RTO}	Rise Time of T _n Outputs	(Note 1)	C		8	ns
				M		8	
5	t _{FTO}	Fall Time of T _n Outputs	(Note 1)	C		8	ns
				M		8	
6	t _{SKEWLH}	Skew Time between T _n Outputs. All Outputs Switching ↑	C _L = 50 pF (Note 5)	C		2.5	ns
				M		2.5	
6a	t _{SKEWHL}	Skew Time between T _n Outputs. All Outputs Switching ↓	C _L = 50 pF (Note 5)	C		2.5	ns
				M		2.5	
7	t _{SKEW8}	Skew Time between Matched T _n Outputs. Eight Outputs Switching ↑ or ↓ (T _{0-3, 5, 6, 10, 11})	C _L = 50 pF (Note 5)	C		2	ns
				M		2	
8	t _{SKEW6}	Skew Time between Matched T _n Outputs. Six Outputs Switching ↑ or ↓ (T _{1-3, 5, 10, 11})	C _L = 50 pF (Note 5)	C		1.5	ns
				M		1.5	
9	t _{SKEW4}	Skew Time between Matched T _n Outputs. Four Outputs Switching ↑ or ↓ (T _{2, 3, 10, 11})	C _L = 50 pF (Note 5)	C		1	ns
				M		1.5	
10	t _{SKEW}	Skew Time between T _n Outputs. All Outputs Switching Mixed Transition	C _L = 50 pF (Note 5)	C		6.5	ns
				M		6.5	
11	t _{SET TCA}	TRIG Active to CLK/X ₁ ↑ Setup Time to Start an Output (T _n) Sequence		C	8		ns
				M	8		
12	t _{SET TCI}	TRIG Inactive to CLK/X ₁ ↑ Setup Time to Terminate an Output (T _n) Sequence		C	4		ns
				M	4		

SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Bypassed (Cont'd.)

No.	Parameter Symbol	Parameter Description	Test Conditions*	Am2971A		Unit	
				Min.	Max.		
13	t _{PD CTO}	Propagation Delay from an Input Clock Edge (CLK/X ₁) ↑ to an Active T _n Output		C	10	22	ns
				M	10	22	
14	t _{SET AT}	A ₀₋₂ Inputs to TRIG ↑ Setup Time	(Note 2)	C	1		ns
				M	2		
15	t _{HOLD AT}	A ₀₋₂ Inputs to TRIG ↑ Hold Time	(Note 2)	C	8		ns
				M	8		
16	t _{RCVRY} (Min.)	Chip Recovery/Reset Time between New (TRIG Active) Timing Sequences when Halting via STOP Bits	(Note 1)	C		2/f _i	ns
				M		2/f _i	
		C			2/f _i		
		M			2/f _i		
17	t _{PD TTA}	Propagation Delay from TRIG Active to Start of First T _n Output Signals	(Note 3)	C	18+	30+	ns
				M	1/f _i	1/f _i	
18	t _{PD TTI}	Propagation Delay from TRIG Inactive to Completion of Last T _n Output Signals	(Note 3)	C	14+	26+	ns
				M	1/f _i	1/f _i	
19	t _{PWH T}	TRIG Input Pulse Width in HIGH State	(Note 3)	C	13		ns
				M	13		
20	t _{PWL T}	TRIG Input Pulse Width in LOW State	(Note 3)	C	13		ns
				M	13		
21	t _{PRD TO}	T _n Output Period/Timing Resolution between T _n Outputs	(Note 3)	C	1/f _i		ns
				M	1/f _i		

*Key: C = COM'L Devices
M = MIL Devices

SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Selected (Cont'd.)

No.	Parameter Symbol	Parameter Description	Test Conditions*	Am2971A		Unit	
				Min.	Max.		
1	f _i	Direct TTL Clock Source. Input Frequency at CLK/X ₁ with PLL Multiplier set to "x10" (Fuse #619 = "0")	(Notes 1, 4)	C	1	10	MHz
				M	1	10	
		Direct TTL Clock Source. Input Frequency at CLK/X ₁ with PLL Multiplier set to "x5" (Fuse #619 = "1")		C	2	20	
				M	2	20	
		Crystal Clock Source (Note 6). Input Frequency at CLK/X ₁ and X ₂ with PLL Multiplier set to "x10" (Fuse #619 = "0")		C	1	10	
				M	1	10	
Crystal Clock Source (Note 6). Input Frequency at CLK/X ₁ and X ₂ with PLL Multiplier set to "x5" (Fuse #619 = "1")	C	2	20				
	M	2	20				
2	t _{RCO}	Rise Time of Clock Out (CLKOUT) Signal	(Note 1)	C		10	ns
				M		10	
3	t _{FCO}	Fall Time of Clock Out (CLKOUT) Signal	(Note 1)	C		10	ns
				M		10	
4	t _{RTO}	Rise Time of T _n Outputs	(Note 1)	C		8	ns
				M		8	
5	t _{FTO}	Fall Time of T _n Outputs	(Note 1)	C		8	ns
				M		8	
6	t _{SKEWLH}	Skew Time between T _n Outputs. All Outputs Switching ↑	C _L = 50 pF (Note 5)	C		2.5	ns
				M		2.5	
6a	t _{SKEWHL}	Skew Time between T _n Outputs. All Outputs Switching ↓	C _L = 50 pF (Note 5)	C		2.5	ns
				M		2.5	
7	t _{SKEW8}	Skew Time between Matched T _n Outputs. Eight Outputs Switching ↑ or ↓ (T _{0-3, 5, 6, 10, 11})	C _L = 50 pF (Note 5)	C		2.0	ns
				M		2.0	
8	t _{SKEW6}	Skew Time between Matched T _n Outputs. Six Outputs Switching ↑ or ↓ (T _{1-3, 5, 10, 11})	C _L = 50 pF (Note 5)	C		1.5	ns
				M		1.5	
9	t _{SKEW4}	Skew Time between Matched T _n Outputs. Four Outputs Switching ↑ or ↓ (T _{2, 3, 10, 11})	C _L = 50 pF (Note 5)	C		1.0	ns
				M		1.5	
10	t _{SKEW}	Skew Time between T _n Outputs. All Outputs Switching Mixed Transition	C _L = 50 pF (Note 5)	C		6.5	ns
				M		6.5	

SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Selected (Cont'd.)

No.	Parameter Symbol	Parameter Description	Test Conditions*	Am2971A		Unit	
				Min.	Max.		
11	t _{SET TCA}	TRIG Active to CLK/X ₁ (↑) Setup Time to Start an Output (T _n) Sequence		C	8	ns	
				M	8		
12	t _{SET TCI}	TRIG Inactive to CLK/X ₁ (↑) Setup Time to Terminate an Output (T _n) Sequence		C	4	ns	
				M	4		
13a	t _{PD CTO}	Propagation Delay from an Input Clock Edge (CLK/X ₁) (↑) to an Active T _n Output when "/1" has been Selected (Fuses #616 and 617 = "0")		C	10	20	ns
				M	10	26	
13b	t _{PD CTO}	Propagation Delay from an Input Clock Edge (CLK/X ₁) (↑) to an Active T _n Output when "/2" has been Selected (Fuses #616 = "1" and 617 = "0")	(Note 3)	C	10+ 1/2f _c	20+ 1/2f _c	ns
				M	10+ 1/2f _c	26+ 1/2f _c	
13c	t _{PD CTO}	Propagation Delay from an Input Clock Edge (CLK/X ₁) (↑) to an Active T _n Output when "/4" has been Selected (Fuses #616 = "0" and Fuse 617 = "1")	(Note 3)	C	10+ 3/4f _c	20+ 3/4f _c	ns
				M	10+ 3/4f _c	26+ 3/4f _c	
14	t _{SET AT}	A ₀₋₂ Inputs to TRIG (↑) Setup Time	(Note 2)	C	1.0	ns	
				M	2.0		
15	t _{HOLD AT}	A ₀₋₂ Inputs to TRIG (↑) Hold Time	(Note 2)	C	8	ns	
				M	8		
16	t _{RCVRY (Min.)}	Chip Recovery/Reset Time between New (TRIG Active) Timing Sequence when Halting via STOP Bits	(Note 1)	C		2/f _c	ns
				M		2/f _c	
		Chip Recovery/Reset Time between New (TRIG Active) Timing Sequence when Halting via TRIG Inactive		C		2/f _c	
				M		2/f _c	
17a	t _{PD TTA}	Propagation Delay from TRIG Active to Start of First T _n Output Signal when "/1" has been Selected (Fuses #616 and 617 = "0")	(Note 3)	C	18+ 1/f _c	28+ 1/f _c	ns
				M	18+ 1/f _c	34+ 1/f _c	
17b	t _{PD TTA}	Propagation Delay from TRIG Active to Start of First T _n Output Signal when "/2" has been Selected (Fuse #616 = "1" and Fuse 617 = "0")	(Note 3)	C	18+ 1/2f _c	28+ 1/2f _c	ns
				M	18+ 1/2f _c	34+ 1/2f _c	

SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Selected (Cont'd.)

No.	Parameter Symbol	Parameter Description	Test Conditions*	Am2971A		Unit	
				Min.	Max.		
17C	t _{PD TTA}	Propagation Delay from TRIG Active to Start of First T _n Output Signal when "/4" has been Selected (Fuse #616 = "0" and Fuse 617 = "1")	(Note 3)	C	18+ 3/4f _c	28+ 3/4f _c	ns
				M	18+ 3/4f _c	34+ 3/4f _c	
18	t _{PD TTI}	Propagation Delay from TRIG Inactive to Completion of Last T _n Output Signals	(Note 3)	C	14+ 1/f _c	24+ 1/f _c	ns
				M	14+ 1/f _c	30+ 1/f _c	
19	t _{PWH T}	TRIG Input Pulse Width in HIGH State when "/1" has been Selected (Fuses #616 and 617 = "0")	(Note 3)	C	13		ns
				M	13		
20	t _{PWLT}	TRIG Input Pulse Width in LOW State	(Note 3)	C	13		ns
				M	13		
21	t _{PRD TO}	T _n Output Period/Timing Resolution between T _n Outputs	(Note 3)	C	1/f _c		ns
				M	1/f _c		
22	t _{PD CTC}	Propagation Delay from an Input Clock Edge (CLK/X ₁) (↑) to an Output Clock Edge (Fuses #616 and 617 = "0")	(Note 1)	C	10	19	ns
				M	10	21	

*Key: C = COM'L Devices
M = MIL Devices

Notes: 1. Not production tested due to automatic test equipment limitation; guaranteed by characterization.

2. Only A₂ is tested.


3. Not tested; calculated from other parameters.

4. f_i input clock duty cycle should be 50% ± 10%.

5. Not tested. Skew times shown each case are guaranteed by characterization for specific outputs listed with any number of outputs switching.

6. The Am2971A has a maximum operating frequency of 100 MHz with a TTL source, all outputs in use, but only nine outputs (any nine) may be programmed to switch simultaneously. If a crystal is used to clock the Am2971A, all outputs may be used, but only six outputs (any six) can be programmed to switch simultaneously.

SWITCHING TEST CIRCUIT




A. Outputs

05280-016A

- Notes:
1. $C_L = 50$ pF. The load capacitance includes scope probe, wiring, and stray capacitance without the device in the test fixture.
 2. S_1 and S_2 are open during all DC and functional testing.
 3. During AC testing, switches are set as follows:
 - 1) For $V_{OUT} > 1.5$ V, S_1 is closed and S_2 open
 - 2) For $V_{OUT} < 1.5$ V, S_1 is open and S_2 closed

SWITCHING TEST WAVEFORMS




A. Setup, Hold, and Release Times

05280-017A


- Notes:
1. Diagram shown for HIGH data only. Output transition may be opposite sense.
 2. Cross-hatched area is don't care condition.

SWITCHING TEST WAVEFORMS (Cont'd.)



B. Propagation Delay

05280-018A



C. Pulse Width

05280-019A

General Test Notes

Automatic tester hardware and handler hardware add additional round-trip AC delay to test measurements. Actual propagation delay testing may incorporate a correlation factor to negate the additional delay.

Function testing is done with input LOW less than V_{L} , and input HIGH greater than V_{H} . A single trip point at the approximate threshold voltage is used to determine output logic level.


Some Setup and Hold tests are not performed due to tester accuracy limitation. They are guaranteed by correlation.

AC loads specified in this data sheet are used for bench testing. Programmable loads, which simulate data sheet loads, are used during automatic production testing.

KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care Any Change Permitted	Changing State Unknown
	Does Not Apply	Center Line is High Impedance "Off" State

SWITCHING WAVEFORMS



Rise Time/Fall Time /Skews

05280-023A




05280-022A


Am2971A

6-139

INPUT/OUTPUT CIRCUIT DIAGRAMS



05280-020A



Output Configuration for CLKOUT

05280-021A