www.DataSheet4U.com



dsPIC33FJXXXGPX06/X08/X10 Data Sheet

High-Performance, 16-Bit Digital Signal Controllers

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our ⁴products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



High-Performance, 16-bit Digital Signal Controllers

Operating Range:

- DC 40 MIPS (40 MIPS @ 3.0-3.6V, -40°C to +85°C)
- Industrial temperature range (-40°C to +85°C)

www.DataSheet4U.corHigh-Performance DSC CPU:

- · Modified Harvard architecture
- C compiler optimized instruction set
- · 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- · 83 base instructions: mostly 1 word/1 cycle
- Sixteen 16-bit General Purpose Registers
- Two 40-bit accumulators:
- With rounding and saturation options
- Flexible and powerful addressing modes:
- Indirect, Modulo and Bit-Reversed
- · Software stack
- 16 x 16 fractional/integer multiply operations
- · 32/16 and 16/16 divide operations
- · Single-cycle multiply and accumulate:
 - Accumulator write back for DSP operations
 - Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA:
- 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

Interrupt Controller:

- 5-cycle latency
- 118 interrupt vectors
- · Up to 63 available interrupt sources
- Up to 5 external interrupts
- 7 programmable priority levels
- 5 processor exceptions

Digital I/O:

- Up to 85 programmable digital I/O pins
- · Wake-up/Interrupt-on-Change on up to 24 pins
- Output pins can drive from 3.0V to 3.6V
- All digital input pins are 5V tolerant
- · 4 mA sink on all I/O pins

On-Chip Flash and SRAM:

- · Flash program memory, up to 256 Kbytes
- Data SRAM, up to 30 Kbytes (includes 2 Kbytes of DMA RAM):

System Management:

- · Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated PLL
 - Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- · Fail-Safe Clock Monitor
- · Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

Timers/Capture/Compare/PWM:

- Timer/Counters, up to nine 16-bit timers:
 - Can pair up to make four 32-bit timers
 - 1 timer runs as Real-Time Clock with external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to 8 channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
- 4-deep FIFO on each capture
- Output Compare (up to 8 channels):
 - Single or Dual 16-Bit Compare mode
 - 16-bit Glitchless PWM mode

Communication Modules:

- 3-wire SPI (up to 2 modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C[™] (up to 2 modules):
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
- ww.DataSheet4U.corSlave address masking
 - UART (up to 2 modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - $\ensuremath{\text{IrDA}}\xspace^{\ensuremath{\mathbb{R}}}$ encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
 - Data Converter Interface (DCI) module:
 - Codec interface
 - Supports I²S and AC'97 protocols
 - Up to 16-bit data words, up to 16 words per frame
 - 4-word deep TX and RX buffers
 - Enhanced CAN (ECAN[™] module) 2.0B active (up to 2 modules):
 - Up to 8 transmit and up to 32 receive buffers
 - 16 receive filters and 3 masks
 - Loopback, Listen Only and Listen All Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet™ addressing support

Analog-to-Digital Converters (ADCs):

- · Up to two ADC modules in a device
- 10-bit, 1.1 Msps or 12-bit, 500 Ksps conversion:
 - 2, 4 or 8 simultaneous samples
 - Up to 32 input channels with auto-scanning
 - Conversion start can be manual or synchronized with 1 of 4 trigger sources
 - Conversion possible in Sleep mode
 - ±1 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

CMOS Flash Technology:

- · Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial temperature
- Low-power consumption

Packaging:

- 100-pin TQFP (14x14x1 mm and 12x12x1 mm)
- 80-pin TQFP (12x12x1 mm)
- 64-pin TQFP (10x10x1 mm)

Note: See the device variant tables for exact peripheral features per device.

dsPIC33F PRODUCT FAMILIES

There is a subfamily within the dsPIC33F family of devices which is the General Purpose Family that is ideal for a wide variety of 16-bit MCU embedded applications.

The variants with codec interfaces are well-suited for speech and audio processing applications.

The device names, pin counts, memory sizes and peripheral availability of each family are listed below, followed by their pinout diagrams.


U.coi	Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	16-bit Timer	Input Capture	Output Compare Std. PWM	Codec Interface	ADC	UART	IdS	I²C™	Enhanced CAN	I/O Pins (Max) ⁽²⁾	Packages
	dsPIC33FJ64GP206	64	64	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT
	dsPIC33FJ64GP306	64	64	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT
	dsPIC33FJ64GP310	100	64	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
	dsPIC33FJ64GP706	64	64	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT
	dsPIC33FJ64GP708	80	64	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
	dsPIC33FJ64GP710	100	64	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
	dsPIC33FJ128GP206	64	128	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT
	dsPIC33FJ128GP306	64	128	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT
	dsPIC33FJ128GP310	100	128	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
	dsPIC33FJ128GP706	64	128	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT
	dsPIC33FJ128GP708	80	128	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
	dsPIC33FJ128GP710	100	128	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
	dsPIC33FJ256GP506	64	256	16	9	8	8	1	1 ADC, 18 ch	2	2	2	1	53	PT
	dsPIC33FJ256GP510	100	256	16	9	8	8	1	1 ADC, 32 ch	2	2	2	1	85	PF, PT
	dsPIC33FJ256GP710	100	256	30	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT

dsPIC33F General Purpose Family Variants

Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.


2: Maximum I/O pin count includes pins shared by the peripheral functions.

Pin Diagrams




Pin Diagrams (Continued) 64-Pin TQFP OC6/IC6/CN14/RD5 OC5/IC5/CN13/RD4 CC7/CN15/RD6 OC8/CN16/RD7 CSDO/RG13 CSCK/RG14 CSDI/RG12 OC4/RD3 OC3/RD2 Updcore OC2/RD1 RGO ⊔ RF1 ⊔ RF0 □ RG1 Π ĥ Π Π 56 55 54 53 52 51 20 ŝ 2 5 80 23 82 5 COFS/RG15 □ PGC2/EMUC2/SOSCO/T1CK/CN0/RC14 48 AN16/T2CK/T7CK/RC1 □ 47 PGD2/EMUD2/SOSCI/T4CK/CN1/RC13 2 OC1/RD0 AN17/T3CK/T6CK/RC2 □ 3 46 SCK2/CN8/RG6 □ IC4/INT4/RD11 45 4 SDI2/CN9/RG7 IC3/INT3/RD10 5 44 □ IC2/U1CTS/INT2/RD9 SDO2/CN10/RG8 43 6 MCLR -7 42 IC1/INT1/RD8 dsPIC33FJ64GP306 SS2/CN11/RG9 □ 41 Vss 8 dsPIC33FJ128GP306 OSC2/CLKO/RC15 40 Vss 🗆 9 39 OSC1/CLKIN/RC12 Vod 🗖 10 AN5/IC8/CN7/RB5 11 38 VDD SCL1/RG2 AN4/IC7/CN6/RB4 12 37 SDA1/RG3 AN3/CN5/RB3 36 13 U1RTS/SCK1/INT0/RF6 AN2/SS1/CN4/RB2 14 35 34 U1RX/SDI1/RF2 PGC3/EMUC3/AN1/VREF-/CN3/RB1 15 33 U1TX/SDO1/RF3 PGD3/EMUD3/AN0/VREF+/CN2/RB0 16 5 AVSS E AVSS AVSS E U2CTS/AN8/RB8 E AN9/RB9 E TMS/AN10/RB10 E VDD AVDD PGC1/EMUC1/AN6/OCFA/RB6 PGD1/EMUD1/AN7/RB7 TDO/AN11/RB11 Vss TCK/AN12/RB12 TDI/AN13/RB13 U2RTS/AN14/RB14 AN15/OCFB/CN12/RB15 U2RX/SDA2/CN17/RF4 U2TX/SCL2/CN18/RF5

Pin Diagrams (Continued)




Pin Diagrams (Continued) 64-Pin TQFP OC6/IC6/CN14/RD5 OC5/IC5/CN13/RD4 ___ 0C7/CN15/RD6 CDDCORE COC8/CN16/RD7 CSDO/RG13 CSCK/RG14 CSCK/RG14 C2RX/RG0 C2TX/RG1 C1TX/RF1 C1RX/RF0 C1RX/RF0 0C4/RD3 6 \sim COFS/RG15 □ PGC2/EMUC2/SOSCO/T1CK/CN0/RC14 48 AN16/T2CK/T7CK/RC1 2 47 □ PGD2/EMUD2/SOSCI/T4CK/CN1/RC13 AN17/T3CK/T6CK/RC2 OC1/RD0 46 3 SCK2/CN8/RG6 □ □ IC4/INT4/RD11 4 45 IC3/INT3/RD10 SDI2/CN9/RG7 □ 5 44 □ IC2/U1CTS/INT2/RD9 SDO2/CN10/RG8 43 6 MCLR 42 □ IC1/INT1/RD8 dsPIC33FJ64GP706 🗆 Vss SS2/CN11/RG9 41 8 dsPIC33FJ128GP706 OSC2/CLKO/RC15 Vss 9 40 OSC1/CLKIN/RC12 Vdd 10 39 AN5/IC8/CN7/RB5 38 11 AN4/IC7/CN6/RB4 SCL1/RG2 12 37 □ SDA1/RG3 AN3/CN5/RB3 13 36 U1RTS/SCK1/INT0/RF6 AN2/SS1/CN4/RB2 14 35 PGC3/EMUC3/AN1/VREF-/CN3/RB1 15 U1RX/SDI1/RF2 34 U1TX/SDO1/RF3 PGD3/EMUD3/AN0/VREF+/CN2/RB0 16 33 \geq 18 AVSS PGC1/EMUC1/AN6/OCFA/RB6 AVDD U2CTS/AN8/RB8 AN9/RB9 TMS/AN10/RB10 Vss VDD TCK/AN12/RB12 TDI/AN13/RB13 U2RTS/AN14/RB14 AN15/OCFB/CN12/RB15 U2RX/SDA2/CN17/RF4 U2TX/SCL2/CN18/RF5 PGD1/EMUD1/AN7/RB7 TDO/AN11/RB11

Pin Diagrams (Continued) 80-Pin TQFP AN22/CN22/RA6 AN23/CN23/RA7 OC7/CN15/RD6 OC6/CN14/RD5 IC6/CN19/RD13 OC8/CN16/RD7 OC5/CN13/RD4 CSDO/RG13 CSCK/RG14 CSDI/RG12 C2RX/RG0 C1RX/RF0 C1TX/RF1 C2TX/RG1 VDDCORE IC5/RD12 OC4/RD3 OC3/RD2 OC2/RD1 VDD 80 779 77 75 75 74 73 20 69 68 66 65 64 63 62 61 7 67 0 PGC2/EMUC2/SOSCO/T1CK/CN0/RC14 60 COFS/RG15 1 59 PGD2/EMUD2/SOSCI/CN1/RC13 AN16/T2CK/T7CK/RC1 2 58 OC1/RD0 AN17/T3CK/T6CK/RC2 3 57 IC4/RD11 AN18/T4CK/T9CK/RC3 56 IC3/RD10 AN19/T5CK/T8CK/RC4 5 IC2/RD9 55 SCK2/CN8/RG6 6 54 IC1/RD8 SDI2/CN9/RG7 SDA2/INT4/RA3 53 SDO2/CN10/RG8 8 SCL2/INT3/RA2 52 MCLR 9 dsPIC33FJ64GP708 51 SS2/CN11/RG9 10 Vss 50 OSC2/CLKO/RC15 11 dsPIC33FJ128GP708 Vss OSC1/CLKIN/RC12 49 12 VDD TMS/AN20/INT1/RA12 48 VDD 13 47 SCL1/RG2 TDO/AN21/INT2/RA13 14 SDA1/RG3 AN5/CN7/RB5 46 15 AN4/CN6/RB4 SCK1/INT0/RF6 16 45 AN3/CN5/RB3 17 44 SDI1/RF7 AN2/SS1/CN4/RB2 18 43 SDO1/RF8 PGC3/EMUC3/AN1/CN3/RB1 19 U1RX/RF2 42 PGD3/EMUD3/AN0/CN2/RB0 20 U1TX/RF3 41 4 3 22 AN10/RB10 AVDD AVSS AN9/RB9 ٨DD TDI/AN13/RB13 AN15/OCFB/CN12/RB15 IC7/U1CTS/CN20/RD14 /REF+/RA10 U2CTS/AN8/RB8 AN11/RB11 Vss TCK/AN12/RB12 U2RTS/AN14/RB14 IC8/U1RTS/CN21/RD15 U2TX/CN18/RF5 PGC1/EMUC1/AN6/OCFA/RB6 PGD1/EMUD1/AN7/RB7 VREF-/RA9 U2RX/CN17/RF4



Pin Diagrams (Continued)






Table of Contents

dsPIC	33F Product Families	
1.0	Device Overview	13
2.0	CPU	17
3.0	Memory Organization	
4.0	Flash Program Memory	
5.0	Resets	
6.0	Interrupt Controller	
7.0	Direct Memory Access (DMA)	125
8.0	Oscillator Configuration	135
9.0	Power-Saving Features	143
10.0	I/O Ports	145
	Timer1	
12.0	Timer2/3, Timer4/5, Timer6/7 and Timer8/9	149
13.0	Input Capture	155
4 14.0 m	Output Compare	157
	Serial Peripheral Interface (SPI)	
16.0	Inter-Integrated Circuit (I ² C)	169
	Universal Asynchronous Receiver Transmitter (UART)	
18.0	Enhanced CAN (ECAN™) Module	187
	Data Converter Interface (DCI) Module	
20.0	10-bit/12-bit Analog-to-Digital Converter (ADC)	
21.0	Special Features	
22.0	Instruction Set Summary	253
	Development Support	
24.0	Electrical Characteristics	
	Packaging Information	
	ndix A: Differences Between "PS" (Prototype Sample) Devices and Final Production Devices	
	ndix B: Revision History	
	licrochip Web Site	
	mer Change Notification Service	
	mer Support	
	er Response	
Produ	ct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

· Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

Note:	This data sheet summarizes the features
	of this group
	of dsPIC33FJXXXGPX06/X08/X10
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to the "dsPIC33F Family
	Reference Manual". Please refer to the
	Microchip web site (www.microchip.com)
	for the latest dsPIC33F Family Reference
	Manual sections.

This document contains device specific information for the following devices:


- dsPIC33FJ64GP206
- dsPIC33FJ64GP306
- dsPIC33FJ64GP310
- dsPIC33FJ64GP706
- dsPIC33FJ64GP708
- dsPIC33FJ64GP710
- dsPIC33FJ128GP206
- dsPIC33FJ128GP306
- dsPIC33FJ128GP310
- dsPIC33FJ128GP706
- dsPIC33FJ128GP708
- dsPIC33FJ128GP710
- dsPIC33FJ256GP506
- dsPIC33FJ256GP510
- dsPIC33FJ256GP710

The dsPIC33FJXXXGPX06/X08/X10 General Purpose Family of device include devices with a wide range of pin counts (64, 80 and 100), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes, 16 Kbytes and 30 Kbytes) This makes this family suitable for a wide variety of high-performance digital signal control applications. The device is pin compatible with the PIC24H family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows for easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The dsPIC33FJXXXGPX06/X08/X10 device family employs a powerful 16-bit architecture that seamlessly integrates the control features of a Microcontroller (MCU) with the computational capabilities of a Digital Signal Processor (DSP). The resulting functionality is ideal for applications that rely on high-speed, repetitive computations, as well as control.

The DSP engine, dual 40-bit accumulators, hardware support for division operations, barrel shifter, 17 x 17 multiplier, a large array of 16-bit working registers and a wide variety of data addressing modes, together provide the dsPIC33FJXXXGPX06/X08/X10 Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the dsPIC33FJXXXGPX06/X08/X10 devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use dsPIC33FJXXXGPX06/X08/X10 devices.

Figure 1-1 shows a general block diagram of the various core and peripheral modules in the dsPIC33FJXXXGPX06/X08/X10 family of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.



Pin Name	Pin Type	Buffer Type	Description						
AN0-AN31	I	Analog	Analog input channels.						
AVDD	Р	Р	Positive supply for analog modules.						
AVss	Р	Р	Ground reference for analog modules.						
CLKI CLKO	l O	ST/CMOS —	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.						
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.						
COFS	I/O	ST	Data Converter Interface frame synchronization pin.						
CSCK	I/O	ST	Data Converter Interface serial clock input/output pin.						
CSDI CSDO	 0	ST	Data Converter Interface serial data input pin. Data Converter Interface serial data output pin.						
C3DO C1RX	<u> </u>	ST	ECAN1 bus receive pin.						
C1KX C1TX	0		ECANT bus receive pin.						
C2RX	I	ST	ECAN2 bus receive pin.						
C2TX	0	—	ECAN2 bus transmit pin.						
PGD1/EMUD1	I/O	ST	Data I/O pin for programming/debugging communication channel 1.						
PGC1/EMUC1	I	ST	Clock input pin for programming/debugging communication channel 1.						
PGD2/EMUD2	I/O	ST	Data I/O pin for programming/debugging communication channel 2.						
PGC2/EMUC2 PGD3/EMUD3	 /O	ST ST	Clock input pin for programming/debugging communication channel 2. Data I/O pin for programming/debugging communication channel 3.						
PGC3/EMUC3	1/0	ST	Clock input pin for programming/debugging communication channel 3.						
IC1-IC8		ST	Capture inputs 1 through 8.						
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.						
OCFA	<u> // F</u>								
OCFA OCFB OC1-OC8	I O	ST ST —	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare Fault B input (for Compare Channels 5, 6, 7 and 8). Compare outputs 1 through 8.						
OSC1 OSC2	I I/O	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.						
RA0-RA7	I/O	ST	PORTA is a bidirectional I/O port.						
RA9-RA10	I/O	ST	·						
RA12-RA15	I/O	ST							
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.						
RC1-RC4 RC12-RC15	I/O I/O	ST ST	PORTC is a bidirectional I/O port.						
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.						
RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.						
RF0-RF8 RF12-RF13	I/O	ST	PORTF is a bidirectional I/O port.						
RG0-RG3	I/O	ST	PORTG is a bidirectional I/O port.						
RG6-RG9	I/O	ST							
RG12-RG15	I/O	ST							
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.						
SDI1		ST	SPI1 data in.						
SDO1 SS1	0 I/O	ST	SPI1 data out. SPI1 slave synchronization or frame pulse I/O.						
SCK2	1/O 1/O	ST	Synchronous serial clock input/output for SPI2.						
SDI2	"C	ST	SPI2 data in.						
SDO2	0	_	SPI2 data out.						
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.						

TABLE 1-1:PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS compatible input or output; Analog = Analog input

ST = Schmitt Trigger input with CMOS levels; O = Output; I = Input; P = Power

Pin NamePin TypeBuffer TypeDescriptionSCL1I/OSTSynchronous serial clock input/output for 12C1.SDA1I/OSTSynchronous serial data input/output for 12C1.SCL2I/OSTSynchronous serial clock input/output for 12C2.SDA2I/OSTSynchronous serial data input/output for 12C2.SOSCI1ST/CMOS32.768 kHz low-power oscillator crystal input; CMOS otherwise.SOSCO0-32.768 kHz low-power oscillator crystal output.TMS1STJTAG Test mode select pin.TCK1STJTAG test data input pin.TDI1STJTAG test data output pin.TDO0-JTAG test data output pin.T1CK1STTimer1 external clock input.T2CK1STTimer6 external clock input.T3CK1STTimer6 external clock input.T3CK1STTimer6 external clock input.T6CK1STTimer6 external clock input.T7CK1STTimer6 external clock input.T7CK1STTimer6 external clock input.T6CK1STTimer6 external clock input.T7CK1STTimer6 external clock input.T7CK1STTimer6 external clock input.T7CK1STTimer6 external clock input.T7CK1STTimer6 external clock input.T7CK1STUART1 ready to sen	TABLE 1-1:	PINOL	JT I/O DES	CRIPTIONS (CONTINUED)
SDA1I/OSTSynchronous serial data input/output for I2C1.SCL2I/OSTSynchronous serial clock input/output for I2C2.SDA2I/OSTSynchronous serial data input/output for I2C2.SOSCIIST/CMOS32.768 kHz low-power oscillator crystal input. CMOS otherwise.SOSCOO32.768 kHz low-power oscillator crystal output.TMSISTJTAG test mode select pin.TCKISTJTAG test data input/output for I2C2.TDIISTJTAG test data output pin.TDOOJTAG test data output pin.TCKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer6 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T6CKISTTimer8 external clock input.T7CKISTTimer9 external clock input.T8CKISTTimer9 external clock input.UIRTSO-UART1 receive.U1RXISTUART1 receive.U1RXISTUART1 receive.U2ZTSISTUART2 receive.U2ZTSO-UART2 receive.U2RTSO-UART2 receive. <t< th=""><th>Pin Name</th><th></th><th></th><th>Description</th></t<>	Pin Name			Description
SDA1I/OSTSynchronous serial data input/output for I2C1.SCL2I/OSTSynchronous serial clock input/output for I2C2.SDA2I/OSTSynchronous serial data input/output for I2C2.SOSCIIST/CMOS32.768 kHz low-power oscillator crystal input; CMOS otherwise.SOSCOO32.768 kHz low-power oscillator crystal output.TMSISTJTAG test clock input pin.TCKISTJTAG test clock input pin.TD0OJTAG test data output pin.TD0OJTAG test data output pin.TCKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T2CKISTTimer3 external clock input.T4CKISTTimer6 external clock input.T4CKISTTimer6 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T6CKISTTimer8 external clock input.T7CKISTTimer9 external clock input.T8CKISTTimer9 external clock input.UIRTSO-UART1 ready to send.UIRTSO-UART1 ready to send.UIRTSO-UART1 ready to send.UZCTSISTUART2 ready to send.UZRTSO- <td< td=""><td>SCL1</td><td>I/O</td><td>ST</td><td>Synchronous serial clock input/output for I2C1.</td></td<>	SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.
SDA2I/OSTSynchronous serial data input/output for I2C2.SOSCIIST/CMOS32.768 kHz low-power oscillator crystal input; CMOS otherwise.SOSCOO-32.768 kHz low-power oscillator crystal output.TMSISTJTAG test low-power oscillator crystal output.TMSISTJTAG test clock input pin.TDIISTJTAG test data output pin.TDOO-JTAG test data output pin.T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer6 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.T8CKISTTimer9 external clock input.UTTSO-UART1 ready to send.U1RXISTUART1 ready to send.U1RXISTUART2 ready to send.U2RTSO-UART2 ready to send.U2RTSO-UART2 ready to send.U2RXISTUART2 reactive connection.VDDP-Positive supply for peripheral logic and I/O pins.VDDCOREP-CPU logic filter capacitor connection.VSSP-Gro	SDA1	I/O	ST	
SOSCI I ST/CMOS 32.768 kHz low-power oscillator crystal input; CMOS otherwise. SOSCO O	SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.
SOSCOO—32.768 kHz low-power oscillator crystal output.TMSISTJTAG Test mode select pin.TCKISTJTAG test clock input pin.TDIISTJTAG test data input pin.TDOO—JTAG test data output pin.T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T6CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T8CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T8CKISTTimer7 external clock input.T9CKISTTimer9 external clock input.UTTSO—UART1 clear to send.UTRTSO—UART1 receive.UTXO—UART1 receive.UTXO—UART2 receive.UZRTSISTUART2 receive.UZRXISTUART2 receive.UZRXISTUART2 receive.UZRXO—CPU logic filter capacitor connection.VbDP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VPEF+	SDA2	I/O	ST	Synchronous serial data input/output for I2C2.
TMSISTJTAG Test mode select pin.TCKISTJTAG test clock input pin.TDIISTJTAG test data input pin.TDOO-JTAG test data output pin.T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer4 external clock input.T4CKISTTimer6 external clock input.T5CKISTTimer6 external clock input.T66CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.UTRTSO-UART1 receive.U1RTSO-UART1 receive.U1RXISTUART2 receive.U2RTSO-UART2 receive.U2RXISTUART2 receive.U2RXISTUART2 receive.U2TXO-UART2 transmit.VDDP-Positive supply for peripheral logic and I/O pins.VDDCOREP-CPU logic filter capacitor connection.VSSP-Ground reference for logic and I/O pins.VEF+IAnalogAnalog voltage reference (high) input.	SOSCI	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
TCKISTJTAG test clock input pin.TDIISTJTAG test data input pin.TDOO-JTAG test data output pin.T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer4 external clock input.T4CKISTTimer6 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.T9CKISTUART1 clear to send.U1RTSO-UART1 receive.U1RXISTUART2 clear to send.U2RTSO-UART2 receive.U2RTSO-UART2 receive.U2RXISTUART2 receive.U2RXISTUART2 receive.U2RXO-UART2 transmit.VDDP-Positive supply for peripheral logic and I/O pins.VDDCOREP-CPU logic filter capacitor connection.VSSP-Ground reference for logic and I/O pins.VEF++IAnalogAnalog voltage reference (high) input.	SOSCO	0	—	32.768 kHz low-power oscillator crystal output.
TDIISTJTAG test data input pin.TDOOJTAG test data output pin.T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer4 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T8CKISTTimer7 external clock input.T8CKISTTimer8 external clock input.T8CKISTTimer9 external clock input.T8CKISTTimer9 external clock input.UTTSOUART1 clear to send.U1RTSOUART1 receive.U1RXISTUART1 receive.U2RTSOUART2 ready to send.U2RXISTUART2 receive.U2RXISTUART2 receive.U2RXISTUART2 receive.U2RXISTUART2 receive.U2RXISTCPU logic filter capacitor connection.VDDPCPU logic filter capacitor connection.VSSPGround reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.	-	I	-	
TDOO—JTAG test data output pin.T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer4 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer7 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.T8CKISTTimer9 external clock input.T8CKISTTimer9 external clock input.T9CKISTTimer9 external clock input.UTCTSISTUART1 clear to send.U1RTSO—UART1 receive.U1RXISTUART2 clear to send.U2CTSISTUART2 receive.U2RTSO—UART2 receive.U2TXO—UART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VDCOREP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.	-		-	
T1CKISTTimer1 external clock input.T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer4 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.T9CKISTTimer9 external clock input.T9CKISTUART1 clear to send.U1RTSO—UART1 receive.U1RXISTUART1 receive.U2CTSISTUART2 ready to send.U2RTSO—UART2 receive.U2RXISTUART2 receive.U2RXISTUART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VDDCOREP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.		I	ST	
T2CKISTTimer2 external clock input.T3CKISTTimer3 external clock input.T4CKISTTimer6 external clock input.T5CKISTTimer6 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer6 external clock input.T7CKISTTimer6 external clock input.T8CKISTTimer9 external clock input.T9CKISTUART1 clear to send.U1CTSISTUART1 ready to send.U1RXISTUART1 receive.U1TXO—UART1 receive.U2RTSISTUART2 clear to send.U2RTSO—UART2 receive.U2TXO—UART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VDDCOREP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.	TDO	0	—	JTAG test data output pin.
T3CKISTTimer3 external clock input.T4CKISTTimer4 external clock input.T5CKISTTimer5 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer9 external clock input.T8CKISTTimer9 external clock input.U1CTSISTTimer9 external clock input.U1CTSISTUART1 clear to send.U1RTSO-UART1 ready to send.U1TXO-UART1 receive.U1TXO-UART2 clear to send.U2CTSISTUART2 clear to send.U2RTSO-UART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 receive.U2TXO-UART2 receive.U2TXO-UART2 receive.VDDP-Positive supply for peripheral logic and I/O pins.VbDCOREP-CPU logic filter capacitor connection.VssP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.	-	I	-	
T4CKISTTimer4 external clock input.T5CKISTTimer5 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer8 external clock input.T9CKISTTimer9 external clock input.U1CTSISTUART1 clear to send.U1RTSO-UART1 ready to send.U1RXISTUART1 receive.U1TXO-UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO-UART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 receive.U2TXO-UART2 receive.VDDP-Positive supply for peripheral logic and I/O pins.VDDCOREP-CPU logic filter capacitor connection.VSSP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.	-	I	-	
T5CKISTTimer5 external clock input.T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer8 external clock input.T9CKISTTimer9 external clock input.U1CTSISTUART1 clear to send.U1RTSO—UART1 ready to send.U1RXISTUART1 receive.U1TXO—UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO—UART2 receive.U2RXISTUART2 receive.U2TXO—UART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VDDCOREP—CPU logic filter capacitor connection.VSSP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.		I	-	
T6CKISTTimer6 external clock input.T7CKISTTimer7 external clock input.T8CKISTTimer8 external clock input.T9CKISTTimer9 external clock input.U1CTSISTUART1 clear to send.U1RTSO-UART1 ready to send.U1RXISTUART1 receive.U1TXO-UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO-UART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 receive.U2TXO-UART2 receive.VDDP-Positive supply for peripheral logic and I/O pins.VDCOREP-CPU logic filter capacitor connection.VREF+IAnalogAnalog voltage reference (high) input.		I		
T7CKISTTimer7 external clock input.T8CKISTTimer8 external clock input.T9CKISTTimer9 external clock input.UICTSISTUART1 clear to send.U1RTSO—UART1 ready to send.U1RXISTUART1 receive.U1TXO—UART1 receive.U1TXO—UART1 transmit.U2CTSISTUART2 clear to send.U2RXISTUART2 receive.U2TXO—UART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VDCOREP—CPU logic filter capacitor connection.VREF+IAnalogAnalog voltage reference (high) input.				
T8CKISTTimer8 external clock input.T9CKISTTimer9 external clock input.U1CTSISTUART1 clear to send.U1RTSO-UART1 ready to send.U1RXISTUART1 receive.U1TXO-UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO-UART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 receive.U2TXO-UART2 transmit.VDDP-Positive supply for peripheral logic and I/O pins.VDDCOREP-CPU logic filter capacitor connection.VSSP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.			-	
T9CKISTTimer9 external clock input.U1CTSISTUART1 clear to send.U1RTSO-UART1 ready to send.U1RXISTUART1 receive.U1TXO-UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO-UART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 receive.U2TXO-UART2 transmit.VDDP-Positive supply for peripheral logic and I/O pins.VDDCOREP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.		I	-	
UICTSISTUART1 clear to send.U1RTSO-UART1 ready to send.U1RXISTUART1 receive.U1TXO-UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO-UART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 transmit.VDDP-Positive supply for peripheral logic and I/O pins.VDDCOREP-CPU logic filter capacitor connection.VssP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.		I	-	
U1RTSO—UART1 ready to send.U1RXISTUART1 receive.U1TXO—UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO—UART2 ready to send.U2RXISTUART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VDDCOREP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.	T9CK	I	ST	Timer9 external clock input.
U1RXISTUART1 receive.U1TXOUART1 transmit.U2CTSISTUART2 clear to send.U2RTSOUART2 ready to send.U2RXISTUART2 receive.U2TXOUART2 transmit.VDDPPositive supply for peripheral logic and I/O pins.VDD <ore< td="">PCPU logic filter capacitor connection.VssPGround reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.</ore<>		I	ST	
U1TXO—UART1 transmit.U2CTSISTUART2 clear to send.U2RTSO—UART2 ready to send.U2RXISTUART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VDDCOREP—CPU logic filter capacitor connection.VssP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.		0	—	UART1 ready to send.
U2CTSISTUART2 clear to send.U2RTSO-UART2 ready to send.U2RXISTUART2 receive.U2TXO-UART2 transmit.VDDP-Positive supply for peripheral logic and I/O pins.VDDCOREP-CPU logic filter capacitor connection.VssP-Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.	U1RX	I	ST	UART1 receive.
U2RTSO—UART2 ready to send.U2RXISTUART2 receive.U2TXO—UART2 transmit.VDDP—Positive supply for peripheral logic and I/O pins.VDDCOREP—CPU logic filter capacitor connection.VSSP—Ground reference for logic and I/O pins.VREF+IAnalogAnalog voltage reference (high) input.	-	0	—	
U2RX I ST UART2 receive. U2TX O UART2 transmit. VDD P Positive supply for peripheral logic and I/O pins. VDDCORE P CPU logic filter capacitor connection. Vss P Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input.			ST	
U2TX O — UART2 transmit. VDD P — Positive supply for peripheral logic and I/O pins. VDDCORE P — CPU logic filter capacitor connection. VSS P — Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input.		0	—	
VDD P — Positive supply for peripheral logic and I/O pins. VDDCORE P — CPU logic filter capacitor connection. Vss P — Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input.		I	ST	
VDDCORE P — CPU logic filter capacitor connection. Vss P — Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input.	U2TX	0	—	UART2 transmit.
Vss P — Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input.	Vdd		—	
VREF+ I Analog Analog voltage reference (high) input.	VDDCORE	Р	—	CPU logic filter capacitor connection.
	Vss	Р	—	Ground reference for logic and I/O pins.
VREF- I Analog Voltage reference (low) input.	VREF+	1	Analog	Analog voltage reference (high) input.
	VREF-	I	Analog	Analog voltage reference (low) input.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output; Analog = Analog input ST = Schmitt Trigger input with CMOS levels; O = Output; I = Input; P =

ST = Schmitt Trigger input with CMOS levels; O = Output; I = Input; P = Power

2.0 CPU

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F Family Reference Manual" Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

The dsPIC33FJXXXGPX06/X08/X10 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJXXXGPX06/X08/X10 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The dsPIC33FJXXXGPX06/X08/X10 instruction set has two classes of instructions: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJXXXGPX06/X08/X10 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 2-1. The programmer's model for the dsPIC33FJXXXGPX06/X08/X10 is shown in Figure 2-2.

2.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space. The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

2.2 DSP Engine Overview


The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value, up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


2.3 Special MCU Features

The dsPIC33FJXXXGPX06/X08/X10 features a 17-bit by 17-bit, single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).

The dsPIC33FJXXXGPX06/X08/X10 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit, left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.





2.4 CPU Control Registers

CPU control registers include:

- SR: CPU Status Register
- CORCON: CORE Control Register

REGISTER 2-1: SR: CPU STATUS REGISTER

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 ⁽²⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
).com	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С
bit 7						•	bit
Legend:							
C = Clear only	bit	R = Readable	e bit	U = Unimpler	nented bit, read	l as '0'	
S = Set only bi	it	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 15	1 = Accumula 0 = Accumula	lator A Overflow ator A overflow ator A has not c	ed overflowed				
bit 14	1 = Accumula	lator B Overflov ator B overflow ator B has not c	ed				
bit 13	1 = Accumula	ator A Saturation ator A is satura ator A is not sat	ted or has bee	tus bit ⁽¹⁾ en saturated at	some time		
bit 12	1 = Accumula	ator B Saturation ator B is satura ator B is not sat	ted or has bee	tus bit ⁽¹⁾ en saturated at	some time		
bit 11	OAB: OA O 1 = Accumula		ccumulator C ve overflowed		bit		
bit 10	SAB: SA S 1 = Accumula	B Combined A	ccumulator 'S saturated or	ticky' Status bit have been sati	urated at some	time in the pas	t
	Note: ⊤	his bit may be	read or cleare	d (not set). Cle	aring this bit wi	ll clear SA and	SB.
bit 9	DA: DO Loop 1 = DO loop in 0 = DO loop n						
	-	ad or cleared (i	-		CON<3>) to for	rm the CDU Let	orrupt Briggit
					$(000, 3^{\circ})$ (010)		

- 2. The IPL<2.02 bits are concatenated with the IPL<32 bit (CORCON<32) to form the CPO interrupt Priority Level. The value in parentheses indicates the IPL if IPL<32 = 1. User interrupts are disabled when IPL<32 = 1.</p>
- 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

R	EGI	STER 2	2-1: SR: CPU STATUS REGISTER (CONTINUED)
b	oit 8		DC: MCU ALU Half Carry/Borrow bit
			1 = A carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred
			 No carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred
b	oit 7-5	5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾
			 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13)
			100 = CPU Interrupt Priority Level is 4 (12)
			011 = CPU Interrupt Priority Level is 3 (11)
			010 = CPU Interrupt Priority Level is 2 (10)
			001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
b	oit 4		RA: REPEAT Loop Active bit
-			1 = REPEAT loop in progress
			0 = REPEAT loop not in progress
b	oit 3		N: MCU ALU Negative bit
			1 = Result was negative
			0 = Result was non-negative (zero or positive)
b	oit 2		OV: MCU ALU Overflow bit
			This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude which causes the sign bit to change state.
			1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
			0 = No overflow occurred
b	oit 1		Z: MCU ALU Zero bit
			1 = An operation which affects the Z bit has set it at some time in the past
			0 = The most recent operation which affects the Z bit has cleared it (i.e., a non-zero result)
b	oit O		C: MCU ALU Carry/Borrow bit
			 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Ν			is bit may be read or cleared (not set).
			e IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority vel. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when

- IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0					
_	_	_	US	EDT ⁽¹⁾		DL<2:0>						
bit 15							bit					
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0					
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF					
pit 7	0,110	0,11211	71000,11			TUD	bit					
Legend:		C = Clear onl	y bit									
R = Readable	e bit	W = Writable	•	-n = Value at	POR	'1' = Bit is set						
0' = Bit is clea	ared	ʻx = Bit is unk	nown	U = Unimplen	nented bit, rea	d as '0'						
bit 15-13	Unimplemen	ted: Read as '	∩'									
bit 12	•	tiply Unsigned/		ol bit								
		ne multiplies a	-									
		ne multiplies a										
bit 11		D Loop Termina		oit ⁽¹⁾								
	1 = Terminate 0 = No effect	e executing DO	loop at end of	f current loop ite	eration							
bit 10-8	D = No enect DL<2:0>: DO Loop Nesting Level Status bits											
	111 = 7 Do loops active											
	•											
	:											
	001 = 1 DO loop active											
	000 = 0 DO lo	-										
bit 7	SATA: AccA Saturation Enable bit 1 = Accumulator A saturation enabled											
		ator A saturatio ator A saturatio										
bit 6	SATB: AccB Saturation Enable bit											
		ator B saturatio ator B saturatio										
bit 5	SATDW: Data	a Space Write f	from DSP Eng	gine Saturation	Enable bit							
		ce write saturat										
bit 4	ACCSAT: Ac	cumulator Satu	ration Mode S	Select bit								
		ration (super sa ration (normal										
bit 3		terrupt Priority		bit 3 ⁽²⁾								
	1 = CPU inter	rupt priority lev	/el is greater t	than 7								
bit 2	 0 = CPU interrupt priority level is 7 or less PSV: Program Space Visibility in Data Space Enable bit 											
	1 = Program	space visible ir space not visib	n data space									
bit 1	-	ng Mode Selec	-									
	1 = Biased (c	onventional) rc (convergent) r	ounding enable									
bit 0		Fractional Mul	-									
	1 = Integer m	ode enabled fo	-	ly ops								

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

2.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJXXXGPX06/X08/X10 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer*'s *Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJXXXGPX06/X08/X10 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

2.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

2.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

2.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJXXXGPX06/X08/X10 is a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.


The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:

- 1. Fractional or integer DSP multiply (IF).
- 2. Signed or unsigned DSP multiply (US).
- 3. Conventional or convergent rounding (RND).
- 4. Automatic saturation on/off for AccA (SATA).
- 5. Automatic saturation on/off for AccB (SATB).
- 6. Automatic saturation on/off for writes to data memory (SATDW).
- 7. Accumulator Saturation mode selection (ACCSAT).

Table 2-1 provides a summary of DSP instructions. A block diagram of the DSP engine is shown in Figure 2-3.

SUMMARY									
Instruction	Algebraic Operation	ACC Write Back							
CLR	A = 0	Yes							
ED	$A = (x - y)^2$	No							
EDAC	$A = A + (x - y)^2$	No							
MAC	A = A + (x * y)	Yes							
MAC	$A = A + x^2$	No							
MOVSAC	No change in A	Yes							
MPY	A = x * y	No							
MPY	$A = x^2$	No							
MPY.N	A = - x * y	No							
MSC	A = A - x * y	Yes							

TABLE 2-1: DSP INSTRUCTIONS SUMMARY



2.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the MSb is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$. For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0. For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

2.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

2.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA:
 - AccA overflowed into guard bits
- 2. OB:

AccB overflowed into guard bits

3. SA:

AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

4. SB:

AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- 5. OAB:
 - Logical OR of OA and OB
- 6. SAB:

Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to **Section 6.0 "Interrupt Controller"**) are set. This allows the user to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and, thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic which typically uses both the accumulators.

The device supports three Saturation and Overflow modes:

1. Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF), or maximally negative 9.31 value (0x800000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations).

- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF), or maximally negative 1.31 value (0x0080000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).
- 3. Bit 39 Catastrophic Overflow:

The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

2.6.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- 1. W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13]+ = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

2.6.2.3 Round Logic

The round logic is a combinational block which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 2.6.2.4 "Data Space Write Saturation"**). For the MAC class of instructions, the accumulator write-back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

2.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly, For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

2.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and between bit positions 0 to 16 for left shifts.

NOTES:

vww.DataSheet4U.com

3.0 MEMORY ORGANIZATION

- Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F Family Reference Manual". Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.
- www.DataSheet4U.conThe dsPIC33FJXXXGPX06/X08/X10 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

3.1 Program Address Space

The program address memory space of the dsPIC33FJXXXGPX06/X08/X10 devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 3.6 "Interfacing Program and Data Memory Spaces**".

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space. Memory usage for the dsPIC33FJXXXGPX06/X08/X10 of devices is shown in Figure 3-1.




FIGURE 3-1: PROGRAM MEMORY FOR dsPIC33FJXXXGPX06/X08/X10 DEVICES

3.1.1 PROGRAM MEMORY ORGANIZATION


The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 3-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

3.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJXXXGPX06/X08/X10 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJXXXGPX06/X08/X10 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 6.1 "Interrupt Vector Table"**.



3.2 Data Address Space

The dsPIC33FJXXXGPX06/X08/X10 CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 3-3 through Figure 3-5.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 3.6.3 "Reading Data From Program Memory Using Program Space Visibility").

dsPIC33FJXXXGPX06/X08/X10 devices implement a total of up to 30 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

3.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.

3.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJXXXGPX06/X08/X10 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSb of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSb of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

3.2.3 SFR SPACE


The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJXXXGPX06/X08/X10 core and peripheral modules for controlling the operation of the device.


SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 3-1 through Table 3-32.

Note: The actual set of peripheral features and interrupts varies by the device. Please refer to the corresponding device tables and pinout diagrams for device-specific information.


3.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.





dsPIC33FJXXXGPX06/X08/X10



3.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

3.2.6 DMA RAM

Every dsPIC33FJXXXGPX06/X08/X10 device contains 2 Kbytes of dual ported DMA RAM located at the end of Y data space. Memory locations is part of Y data RAM and is in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working Re	aister ()								0000
WREG1	0002								Working Re	č								0000
WREG2	0004								Working Re	č								0000
WREG3	0006								Working Re	0								0000
WREG4	0008								Working Re	0								0000
WREG5	000A								Working Re	0								0000
WREG6	000C								Working Re	Č.								0000
WREG7	000E								Working Re									0000
WREG8	0010								Working Re									0000
WREG9	0012								Working Re	Č.								0000
WREG10	0014								Working Re	č								0000
WREG11	0016								Working Re	,								0000
WREG12	0018								Working Re									0000
WREG13	001A								Working Re									0000
WREG14	001C								Working Re									0000
WREG15	001E	Working Register 15														0800		
SPLIM	0020	Stack Pointer Limit Register														XXXX		
PCL	002E							Program	Counter Lo	w Word Reg	gister							0000
PCH	0030	_	_	_	_	_	_	_	_			Progra	m Counter	High Byte F	Register			0000
TBLPAG	0032	_	_	_	_	_	_	_	_			Table F	age Addre	ss Pointer F	Register			0000
PSVPAG	0034	_	_	_	_	_	_		_		Progra	am Memory	Visibility Pa	age Addres	s Pointer R	egister		0000
RCOUNT	0036							Repe	at Loop Cou	inter Registe	er	· · · ·		-		-		XXXX
DCOUNT	0038								DCOUNT	<15:0>								XXXX
DOSTARTL	003A							DOS	TARTL<15:	1>							0	XXXX
DOSTARTH	003C	_	—	_	_	_	_	_	_	_				DOSTAF	RTH<5:0>			00xx
DOENDL	003E							DOE	ENDL<15:1	>							0	XXXX
DOENDH	0040	—	—	_	_	—	—	_	_	_				DOE	NDH			00xx
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	_	_	_	US	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF	0000
MODCON	0046	XMODEN	YMODEN	_	_		BWN	1<3:0>			YWM	<3:0>			XWM	<3:0>		0000
XMODSRT	0048							>	(S<15:1>								0	XXXX
XMODEND	004A							>	(E<15:1>								1	XXXX
YMODSRT	004C							١	′S<15:1>								0	XXXX
YMODEND	004E							١	′E<15:1>								1	XXXX
XBREV	0050														XXXX			
DISICNT	0052	_	_						Disable	e Interrupts	Counter R	legister						XXXX
BSRAM	0750	—	_	_	—	_	—	_	_	—		_	_	_	IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752	_	_	_	_	_	_	_	_	_		_	_	_	IW_SSR		RL_SSR	0000

Dewozadataajest4U.com

TABLE	3-2:	CHA	NGE NO	TIFICA	FION RE	GISTE	R MAP	

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—	_	_	_	—	_	_		CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	_	_	_	_	_	_	_	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-3:	INTERRUPT CONTROLLER REGISTER MAP
-------------------	-----------------------------------

Name Addr Bit 19 Bit 19 Bit 19 Bit 19 Bit 19 Bit 70 Bit 70 <th>IADLE S</th> <th>5-5.</th> <th></th> <th></th> <th>CONT</th> <th>NOLLLI</th> <th>REGISI</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>-</th> <th>-</th> <th></th> <th></th> <th></th> <th></th> <th></th>	IADLE S	5-5.			CONT	NOLLLI	REGISI						-	-					
INTCON2 082 ALTIV DISI — C21F C21F C12F D11F D11F <t< th=""><th>-</th><th></th><th>Bit 15</th><th>Bit 14</th><th>Bit 13</th><th>Bit 12</th><th>Bit 11</th><th>Bit 10</th><th>Bit 9</th><th>Bit 8</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th><th>All Resets</th></t<>	-		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IF80 0084 — DMA1IF ADTIF UTIXIF UTIXIF SPITEF T3F T3F T2F OC2F IC2F DMA0F T1F OC1F IC1F INTOF C IFS1 0086 UZXIF UZRXIF INTOF T3F T4F OC4F OC4F OC4F IC3F IC3F IAD1F INTOF MM2CF IC2F IAD2F INTOF CAIF CAIF OC3F IC0F IC3F IC3F IMA1F AD1F PMA2F SIZETF INTOF	INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
IFS1 0086 UZTXIF UZRXIF INT2IF TSIF T4IF OCAIF OCAIF OCAIF ICSIF ILCIF AD2IF INT1IF CNIF — MI2CIF SIZCIF	INTCON2	0082	ALTIVT	DISI	—	_	_	_	_	—	—	—		INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS2 0088 T6iF DMA4iF OC8iF OC7iF OC8iF IC8iF IC8iF IC4iF IC3iF DMA3iF C1iF C1RXIF SP12E SP12E C1 IFS3 008A DMA5iF DCIIF DCIIF C2IF C2IF C2IXF C1XIF DMA3iF DMA3iF M202F S12C2F TTTE 0 IFS4 0086 C C2IF C2IXF C1XIF DMA3iF DMA3iF M202F S12C1F C1IE VIE VIE <t< td=""><td>IFS0</td><td>0084</td><td>_</td><td>DMA1IF</td><td>AD1IF</td><td>U1TXIF</td><td>U1RXIF</td><td>SPI1IF</td><td>SPI1EIF</td><td>T3IF</td><td>T2IF</td><td>OC2IF</td><td>IC2IF</td><td>DMA0IF</td><td>T1IF</td><td>OC1IF</td><td>IC1IF</td><td>INT0IF</td><td>0000</td></t<>	IFS0	0084	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS3 0084 — DMASIF DCIIF DCIEF — C2IF C2RXF INTAIF INTAIF T9F T8F MI2C2F SI2C2F T7TF 0 IFS4 008C — — — — — — — — C2TXF C1TXF DMASF DMASF — U2EF U1EF U1EF U1EF C1 009 IEC0 0094 — DMATE AD1E U1TXIE U1RXIE SP1E T3E T3E C2IE C2IE DMASE C1E C1E MASE C1E C1RXIE MI2C1E SP2E SP2E <t< td=""><td>IFS1</td><td>0086</td><td>U2TXIF</td><td>U2RXIF</td><td>INT2IF</td><td>T5IF</td><td>T4IF</td><td>OC4IF</td><td>OC3IF</td><td>DMA2IF</td><td>IC8IF</td><td>IC7IF</td><td>AD2IF</td><td>INT1IF</td><td>CNIF</td><td>_</td><td>MI2C1IF</td><td>SI2C1IF</td><td>0000</td></t<>	IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	IFS2	8800	T6IF	DMA4IF	—	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	IFS3	008A		_	DMA5IF	DCIIF	DCIEIF			C2IF	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	IFS4	008C	_	_	—	_	_	—	_	_	C2TXIF	C1TXIF	DMA7IF	DMA6IF	—	U2EIF	U1EIF		0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	IEC0	0094	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	IEC2	0098	T6IE	DMA4IE	—	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IEC3	009A		_	DMA5IE	DCIIE	DCIEIE			C2IE	C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IEC4	009C	_	_	_	_	_	_	_	_	C2TXIE	C1TXIE	DMA7IE	DMA6IE	_	U2EIE	U1EIE		0000
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IPC0	00A4	_		T1IP<2:0>	>	_	(OC1IP<2:0)>	_		IC1IP<2:0>		_	11	NT0IP<2:0>	`	4444
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IPC1	00A6	—		T2IP<2:0>	>	_				—		IC2IP<2:0>		—	D	MA0IP<2:0	>	4444
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IPC2	00A8	—	ι	J1RXIP<2:	0>	_				—	:	SPI1EIP<2:0	>	—		T3IP<2:0>		4444
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IPC3	00AA	_		_	—		D	MA1IP<2:	0>	—		AD1IP<2:0>	•	—	U	1TXIP<2:0	>	4444
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IPC4	00AC	_		CNIP<2:02	>			_	—	—	I	MI2C1IP<2:0)>	—	SI	2C1IP<2:0	>	4444
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IPC5	00AE	_		IC8IP<2:0	>			IC7IP<2:0	>	—		AD2IP<2:0>	•	—	11	VT1IP<2:0>	•	4444
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IPC6	00B0	_		T4IP<2:0>	>		(OC4IP<2:()>	—		OC3IP<2:0>	>	—	D	MA2IP<2:0	>	4444
IPC9 0086 — IC5IP<2:0> — IC4IP<2:0> — IC3IP<2:0> — DMA3IP<2:0> 4 IPC10 0088 — OC7IP<2:0> — OC6IP<2:0> — OC5IP<2:0> — IC6IP<2:0> 4 IPC10 0088 — OC7IP<2:0> — OC6IP<2:0> — OC5IP<2:0> — IC6IP<2:0> 4 IPC11 008A — TGIP<2:0> — DMA4IP<2:0> — — — OC6IP<2:0> 4 IPC12 00BC — T8IP<2:0> — DMA4IP<2:0> — SI2C2IP<2:0> — T7IP 4 IPC13 00BE — C2RXIP<2:0> — INT4IP<2:0> — INT3IP<2:0> — T9IP<2:0> 4 IPC14 00C0 — DCIEIP<2:0> — — — — — — — — 10451P 4 IPC14 00C0 — DCIEIP<2:0> — — — — — — — — — — <t< td=""><td>IPC7</td><td>00B2</td><td>_</td><td>ι</td><td>J2TXIP<2:(</td><td>)></td><td></td><td>U</td><td>J2RXIP<2:</td><td>0></td><td>—</td><td></td><td>INT2IP<2:0</td><td>></td><td>—</td><td></td><td>T5IP<2:0></td><td></td><td>4444</td></t<>	IPC7	00B2	_	ι	J2TXIP<2:()>		U	J2RXIP<2:	0>	—		INT2IP<2:0	>	—		T5IP<2:0>		4444
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IPC8	00B4	_		C1IP<2:0>	>		C	C1RXIP<2:	0>	-		SPI2IP<2:0	>	—	SI	PI2EIP<2:0	>	4444
IPC11 00BA — T6IP<2:0> — DMA4IP<2:0> — — — — — — OC8IP<2:0> 4 IPC12 00BC — T8IP<2:0> — MI2C2IP<2:0> — SI2C2IP<2:0> — T7IP<2:0> 4 IPC13 00BE — C2RXIP<2:0> — INT4IP<2:0> — INT3IP<2:0> — T9IP<2:0> 4 IPC14 00C0 — DCIEIP<2:0> — — — — — — 100451P<2:0> 4 IPC14 00C0 — DCIEIP<2:0> — — — — — — — 1021P<2:0> 4 IPC15 00C2 — — — — — — — DMA5IP<2:0> — DCIIP<2:0> 4 IPC16 00C4 — — — — — DMA7IP<2:0> — DMA6IP<2:0> 4 IPC17 00C6 — C2TXIP<2:0> — C1TXIP<2:0> — DMA7IP<2:0> — DMA6IP<2:0>	IPC9	00B6	_		IC5IP<2:0	>			IC4IP<2:0	>	-		IC3IP<2:0>		—	D	MA3IP<2:0	>	4444
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IPC10	00B8	_		OC7IP<2:0	>		(OC6IP<2:0)>	-		OC5IP<2:0>	>	—	I	C6IP<2:0>		4444
IPC13 00BE — C2RXIP<2:0> — INT4IP<2:0> — INT3IP<2:0> — T9IP<2:0> 4 IPC14 00C0 — DCIEIP<2:0> — — INT4IP<2:0> — INT3IP<2:0> — T9IP<2:0> 4 IPC14 00C0 — DCIEIP<2:0> — — — MASIP<2:0> — — C2IP<2:0> 4 IPC15 00C2 — — — — — DMASIP<2:0> — DCIIP<2:0> 4 IPC16 00C4 — — — — — U2EIP<2:0> — U1EIP<2:0> — 00AsiP<2:0> — DMASIP<2:0> — 00AsiP<2:0> — 00A	IPC11	00BA	_		T6IP<2:0>	>		D	MA4IP<2:	0>	—	—			—	C)C8IP<2:0>	•	4444
IPC14 00C0 DCIEIP<2:0> C2IP<2:0> 4 IPC15 00C2 DMA5IP<2:0> DCIEIP<2:0> 4 IPC16 00C4 DMA5IP<2:0> DCIIP<2:0> 4 IPC16 00C6 C2TXIP<2:0> C1TXIP<2:0> DMA7IP<2:0> DMA6IP<2:0> 4	IPC12	00BC	_		T8IP<2:0>	>					—		SI2C2IP<2:0	>	—		T7IP<2:0>		4444
IPC15 00C2 DMA5IP<2:0> DCIIP<2:0> 4 IPC16 00C4 U2EIP<2:0> U1EIP<2:0> 4 IPC17 00C6 C2TXIP<2:0> C1TXIP<2:0> DMA7IP<2:0> DMA6IP<2:0> 4	IPC13	00BE	_	C	C2RXIP<2:	0>	_				_		INT3IP<2:0	>	_		T9IP<2:0>		4444
IPC16 00C4 - - - U2EIP<2:0> - U1EIP<2:0> - 4 IPC17 00C6 - C2TXIP<2:0> - C1TXIP<2:0> - DMA7IP<2:0> - DMA6IP<2:0> 4	IPC14	00C0	_	[DCIEIP<2:0)>	_				—				—		C2IP<2:0>		4444
IPC17 00C6 — C2TXIP<2:0> — C1TXIP<2:0> — DMA7IP<2:0> — DMA6IP<2:0> 4	IPC15	00C2	—								_		DMA5IP<2:0	>	_	[OCIIP<2:0>		4444
	IPC16	00C4	—	_	_			U2EIP<2:0>			_		U1EIP<2:0>	•	_				4444
	IPC17	00C6	—	(C2TXIP<2:)>					_		DMA7IP<2:0	>	_	D	MA6IP<2:0	>	4444
	INTTREG	00E0	—	_	_			ILR<	3:0>		_			VE	CNUM<6:0>				0000

TABLE	3-4:	TIME	R REG		IAP									14U.				
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								XXXX
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON		TSIDL	—	_	—	—		—	TGATE	TCKP	S<1:0>	—	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								XXXX
TMR3HLD	0108						Tim	ner3 Holding	Register (fo	r 32-bit time	r operations of	only)						XXXX
TMR3	010A								Timer3	Register								XXXX
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON		TSIDL	—	_	—	—		—	TGATE	TCKP	S<1:0>	T32	—	TCS	_	0000
T3CON	0112	TON		TSIDL	_	_	_			_	TGATE	TCKP	S<1:0>	—	_	TCS	_	0000
TMR4	0114								Timer4	Register								xxxx
TMR5HLD	0116						-	Timer5 Hold	ing Register	(for 32-bit o	perations only	y)						XXXX
TMR5	0118																XXXX	
PR4	011A																FFFF	
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON		TSIDL		_	_	_		—	TGATE	TCKP	S<1:0>	T32	—	TCS	_	0000
T5CON	0120	TON		TSIDL	_	_	_	_		_	TGATE	TCKP	S<1:0>	_	—	TCS	—	0000
TMR6	0122								Timer6	Register								XXXX
TMR7HLD	0124						-	Timer7 Hold	ing Register	(for 32-bit o	perations only	y)						XXXX
TMR7	0126								Timer7	Register								XXXX
PR6	0128								Period F	Register 6								FFFF
PR7	012A								Period F	Register 7								FFFF
T6CON	012C	TON		TSIDL		_	_	_			TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T7CON	012E	TON		TSIDL		_	_	_		—	TGATE	TCKP	S<1:0>	_	_	TCS	_	0000
TMR8	0130			•	•	•			Timer8	Register				•		•	•	XXXX
TMR9HLD	0132						-	Timer9 Hold	ing Register	(for 32-bit o	perations only	y)						XXXX
TMR9	0134								Timer9	Register								XXXX
PR8	0136								Period F	Register 8								FFFF
PR9	0138									Register 9								FFFF
T8CON	013A	TON	_	TSIDL	_		—	_		_	TGATE	TCKP	S<1:0>	T32		TCS	—	0000
T9CON	013C	TON	_	TSIDL	_	_	_	_	_		TGATE	TCKP	S<1:0>	—	_	TCS	_	0000

DS70286A-page 40

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

IADLE 3	-J. I	NFUIC	JAFIU															
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	apture Regist	er							XXXX
IC1CON	0142	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Ca	apture Regist	er							XXXX
IC2CON	0146	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148								Input 3 Ca	pture Regist	er							XXXX
IC3CON	014A	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC4BUF	014C	Input 4 Capture Register														XXXX		
IC4CON	014E														0000			
IC5BUF	0150								Input 5 Ca	pture Regist	er							XXXX
IC5CON	0152	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	pture Regist	er							XXXX
IC6CON	0156	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	pture Regist	er							XXXX
IC7CON	015A	ICSIDL ICINR ICI<1:0> ICOV ICBNE ICM<2:0>													0000			
IC8BUF	015C	Input 8 Capture Register													XXXX			
IC8CON	015E	_	_	ICSIDL	_	—	_	—	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
Legend:			n Dooot		omontod r	and an 'o'	Popot volu	ion ara aba	wn in hevau	looimal								

TABLE 3-5: INPUT CAPTURE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Out	tput Compar	e 1 Second	ary Register							XXXX
OC1R	0182								Output Co	ompare 1 Re	egister							XXXX
OC1CON	0184	—	—	OCSIDL	—		_		—	—	—		OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Out	tput Compar	e 2 Second	ary Register							XXXX
OC2R	0188								Output Co	ompare 2 Re	egister							XXXX
OC2CON	018A	—	—	OCSIDL	—		_		—	—	—		OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Out	tput Compar	e 3 Second	ary Register							XXXX
OC3R	018E								Output Co	ompare 3 Re	egister							XXXX
OC3CON	0190	—	—	OCSIDL	—		_		—	—	—		OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192	Output Compare 4 Secondary Register														XXXX		
OC4R	0194	Output Compare 4 Register														XXXX		
OC4CON	0196	—	—	OCSIDL	—	_	—	-	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC5RS	0198							Out	tput Compar	e 5 Second	ary Register							XXXX
OC5R	019A								Output Co	ompare 5 Re	egister							XXXX
OC5CON	019C	—	—	OCSIDL	—	_	—	-	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC6RS	019E							Out	tput Compar	e 6 Second	ary Register							XXXX
OC6R	01A0			_	-				Output Co	ompare 6 Re	egister							xxxx
OC6CON	01A2	—	—	OCSIDL	—	_	_	—	—	—	—	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC7RS	01A4							Out	tput Compar	e 7 Second	ary Register							XXXX
OC7R	01A6								Output Co	ompare 7 Re	egister							XXXX
OC7CON	01A8	_	_	OCSIDL	_	_	_	_	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
OC8RS	01AA							Out	put Compar	e 8 Second	ary Register							xxxx
OC8R	01AC								Output Co	ompare 8 Re	egister							XXXX
OC8CON	01AE	_	_	OCSIDL	_		_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-7: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
I2C1RCV	0200	_	_	_	_	_		_	_				Receive	Register				0000			
I2C1TRN	0202	_	_		_		_	_	_				Transmit	Register				OOFF			
I2C1BRG	0204	_	_		_		_	_		Baud Rate Generator Register											
I2C1CON	0206	I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN													
I2C1STAT	0208	ACKSTAT	TRSTAT	_	—	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000			
I2C1ADD	020A	—	—	_	—	_		Address Register													
I2C1MSK	020C	—	—	_	—	_		Address Made													

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-8: I2C2 REGISTER MAP

	•••••••••••••••••••••••••••••••••••••••																				
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
I2C2RCV	0210	_	_	_	—	_		—	_				Receive	Register				0000			
I2C2TRN	0212	_		_	—	_		—	_				Transmit	Register				OOFF			
I2C2BRG	0214	_		_	—	_		—		Baud Rate Generator Register											
I2C2CON	0216	I2CEN	-	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000			
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000			
I2C2ADD	021A	_		_	—	_				Address Register											
I2C2MSK	021C	_	-	_	_	_					0000										

TABLE 3-9: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF										
U1TXREG	0224	_	_	_	_	_	-	_				UART	Transmit Re	gister				XXXX
U1RXREG	0226	_	_	_	_	_	-	_				UART	Receive Re	gister				0000
U1BRG	0228							Bau	d Rate Ger	nerator Presc	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-10: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN		USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF										
U2TXREG	0234	_	_	_		_	_	_				UART	Transmit Re	egister				XXXX
U2RXREG	0236	_	_	_		_	_	_				UART	Receive Re	egister				0000
U2BRG	0238							Bauc	l Rate Gen	erator Presc	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-11: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN		SPISIDL	_	—	—	_	—	_	SPIROV	_		—	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_															<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-12: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
SPI2STAT	0260	SPIEN	_	SPISIDL	_	_	_	_	_	_	SPIROV	_	_	—	_	SPITBF	SPIRBF	0000	
SPI2CON1	0262		_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		- - SPITBF SPIR SPRE<2:0> PPRE<1:0>					
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000	
SPI2BUF	0268							SPI2 Tran	smit and Re	ceive Buffer	Register							0000	

TABLE 3-13: ADC1 REGISTER MAP

-																		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset s
ADC1BUF0	0300								ADC Data	Buffer 0								XXXX
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM	—	AD12B	FOR	M<1:0>	:	SSRC<2:0>	•	—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	,	VCFG<2:0>	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_			S	AMC<4:0>				_			ADCS	8<5:0>			0000
AD1CHS123	0326	—	_		_		CH123N	NB<1:0>	CH123SB		_	—		_	CH123	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	-	_		С	H0SB<4:0>	>		CH0NA	_	_		(CH0SA<4:0)>		0000
AD1PCFGH	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	—	_	_	_						_	_	_	_		DMABL<2:)>	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-14: ADC2 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data	Buffer 0								XXXX
AD2CON1	0360	ADON	_	ADSIDL	ADDMABM	—	AD12B	FOR	M<1:0>	Ş	SSRC<2:0>	>	—	SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362	١	VCFG<2:0>	`	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD2CON3	0364	ADRC	_	_		S	AMC<4:0>			_	_			ADCS	6<5:0>			0000
AD2CHS123	0366	_	_	_	_	_	CH123N	IB<1:0>	CH123SB	_	_	_	_	_	CH123N	IA<1:0>	CH123SA	0000
AD2CHS0	0368	CH0NB	_	_	_		CH0S	B<3:0>		CH0NA	_	_	_		CH0S	A<3:0>		0000
Reserved	036A	_	_	_	_	_	_	_	_	_	_	—	_	_	_	_	_	0000
AD2PCFGL	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E	_	_	_	_	_	_	_	_	_	_	—	_	_	_	_	_	0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0372	—	_	_	-	_	_	_	_	_	-	_	_	_		DMABL<2:	0>	0000

TABLE 3-15: DMA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA0REQ	0382	FORCE	—	-	—	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA0STA	0384							•	S	TA<15:0>	•							0000
DMA0STB	0386								S	TB<15:0>								0000
DMA0PAD	0388								Р	AD<15:0>								0000
DMA0CNT	038A	—	—		—	—	—					CN	<9:0>					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	—	—	—		—	AMOD	E<1:0>	_	—	MODE	<1:0>	0000
DMA1REQ	038E	FORCE	—	_	_	—	—	—	—				l	RQSEL<6:0	>			0000
DMA1STA	0390								S	TA<15:0>								0000
DMA1STB	0392								S	TB<15:0>								0000
DMA1PAD	0394								Р	AD<15:0>								0000
DMA1CNT	0396	- - - - - - CNT<9:0> CHEN SIZE DIR HALF NULLW - - - AMODE<1:0> - - MODE<1:0>															0000	
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA2REQ	039A	FORCE	—		_	—	—	_	—				I	RQSEL<6:0	>			0000
DMA2STA	039C								S	TA<15:0>								0000
DMA2STB	039E								S	TB<15:0>								0000
DMA2PAD	03A0								Р	AD<15:0>								0000
DMA2CNT	03A2	—	—	—	—	—	—					CN	<9:0>					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE	—	—		—	_	—	—	—				RQSEL<6:0	>			0000
DMA3STA	03A8								S	TA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC				-			-	Р	AD<15:0>								0000
DMA3CNT	03AE	—	—	_	—	—	_				_	CN	<9:0>			_		0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	_	—	AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	—	—		—	_	—	—	—				RQSEL<6:0	>			0000
DMA4STA	03B4								S	TA<15:0>								0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								Р	AD<15:0>								0000
DMA4CNT	03BA	—	_	-	—	—	_					CN	<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	—	_	—	-	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	—	—	_	_	_	_	—	_				RQSEL<6:0	>			0000
DMA5STA	03C0								S	TA<15:0>								0000
DMA5STB	03C2								S	TB<15:0>								0000
DMA5PAD	03C4								P	AD<15:0>					-			0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3	-15:	DMA	REGIS	TER M	AP (CO	NTINUE	D)											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5CNT	03C6	_	-	—	—	_	—					CN	<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	_		_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA6REQ	03CA	FORCE	_	_	_	_	_		_	_				RQSEL<6:0	>			0000
DMA6STA	03CC		STA<15:0> STB<15:0>															0000
DMA6STB	03CE																	0000
DMA6PAD	03D0		STB<15:0>															0000
DMA6CNT	03D2	_	—	_	—	_	—					CN	<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	_		—	—	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA7STA	03D8								S	TA<15:0>								0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								Р	AD<15:0>								0000
DMA7CNT	03DE	_	_	_	_	_	_					CN	<9:0>					0000
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	_		—	_		LSTCH	1<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DS	ADR<15:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-16: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
C1CTRL1	0400	-	_	CSIDL	ABAT	CANCKS	RI	EQOP<2:0	>	OPI	MODE<2:0	>	—	CANCAP	-	—	WIN	0480		
C1CTRL2	0402	_	—	_	_	—	_	_	—	_	—	_		DN	ICNT<4:0>			0000		
C1VEC	0404		_	_		F	ILHIT<4:0>			_			IC	CODE<6:0>				0000		
C1FCTRL	0406	D	MABS<2:0	>	_	_	—	—	—	-	_	—		F	SA<4:0>					
C1FIFO	0408	_	—			FBP<	5:0>			_	—			FNRB<	5:0>	-				
C1INTF	040A		_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000		
C1INTE	040C		_	_	_	_	_	_	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE				
C1EC	040E				TERRC	NT<7:0>							RERRCNT	[<7:0>				0000		
C1CFG1	0410		_	_	_	_	_	_	_	SJW<	1:0>			BRP<5	5:0>			0000		
C1CFG2	0412		WAKFIL	_	_	_	SE	G2PH<2:0	>	SEG2PHTS	SAM	S	EG1PH<2:	:0>	PF	RSEG<2:0	>	0000		
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	0000			
C1FMSKSEL1	0418	F7MSk	<<1:0>	F6MSI	< <1:0>	F5MSI	< <1:0>	F4MSI	< <1:0>	F3MSK-	<1:0>	F2MS	<<1:0>	F1MSk	<1:0>	F0MS	<<1:0>	0000		
C1FMSKSEL2	041A	F15MSI	K<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	K<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSk	<1:0>	F8MS	<<1:0>	0000		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-17: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See	definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TXABAT0	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PF	RI<1:0>	0000
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TXABAT2	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PF	RI<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TXABAT4	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PF	RI<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TXABAT6	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PF	RI<1:0>	XXXX
C1RXD	0440								Received I	Data Word								XXXX
C1TXD	0442								Transmit [Data Word								XXXX

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See definit	tion when V	VIN = x							
C1BUFPNT1	0420		F3BF	P<3:0>			F2BF	P<3:0>			F1BP	<3:0>			F0BP	<3:0>		0000
C1BUFPNT2	0422		F7BF	P<3:0>			F6BF	P<3:0>			F5BP	<3:0>			F4BP	<3:0>		0000
C1BUFPNT3	0424		F11B	P<3:0>			F10B	P<3:0>			F9BP	<3:0>			F8BP	<3:0>		0000
C1BUFPNT4	0426		F15B	P<3:0>			F14B	P<3:0>			F13BF	P<3:0>			F12BF	P<3:0>		0000
C1RXM0SID	0430				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<	17:16>	XXXX
C1RXM0EID	0432				EID<	15:8>							EID<	7:0>				XXXX
C1RXM1SID	0434				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<	17:16>	XXXX
C1RXM1EID	0436				EID<	15:8>							EID<	7:0>				XXXX
C1RXM2SID	0438				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<	17:16>	XXXX
C1RXM2EID	043A				EID<	15:8>							EID<	7:0>				XXXX
C1RXF0SID	0440				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	XXXX
C1RXF0EID	0442				EID<	15:8>							EID<	7:0>				XXXX
C1RXF1SID	0444				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	XXXX
C1RXF1EID	0446				EID<	15:8>							EID<	7:0>				XXXX
C1RXF2SID	0448				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	XXXX
C1RXF2EID	044A				EID<	:15:8>							EID<	7:0>				XXXX
C1RXF3SID	044C				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	XXXX
C1RXF3EID	044E				EID<	:15:8>							EID<	7:0>				XXXX
C1RXF4SID	0450				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	XXXX
C1RXF4EID	0452				EID<	15:8>							EID<	7:0>				XXXX
C1RXF5SID	0454				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	XXXX
C1RXF5EID	0456				EID<	15:8>							EID<	7:0>				XXXX
C1RXF6SID	0458				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	XXXX
C1RXF6EID	045A				EID<	:15:8>							EID<	7:0>				XXXX
C1RXF7SID	045C				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	XXXX
C1RXF7EID	045E				EID<	:15:8>							EID<	7:0>				XXXX
C1RXF8SID	0460				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<	17:16>	XXXX
C1RXF8EID	0462				EID<	15:8>							EID<	7:0>				XXXX
C1RXF9SID	0464				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	XXXX
C1RXF9EID	0466				EID<	15:8>							EID<	7:0>				XXXX
C1RXF10SID	0468				SID<	10:3>					SID<2:0>		_	EXIDE	—	EID<	17:16>	XXXX
C1RXF10EID	046A				EID<	15:8>							EID<	7:0>				XXXX

TABLE 3-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1

DenveddataSgerto4U.com

TABLE 3-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	XXXX
C1RXF11EID	046E				EID<	15:8>							EID<	7:0>				XXXX
C1RXF12SID	0470				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	XXXX
C1RXF12EID	0472				EID<	15:8>							EID<	7:0>				XXXX
C1RXF13SID	0474				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	XXXX
C1RXF13EID	0476				EID<	15:8>							EID<	7:0>				XXXX
C1RXF14SID	0478				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	XXXX
C1RXF14EID	047A				EID<	15:8>							EID<	7:0>				XXXX
C1RXF15SID	047C				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<1	7:16>	XXXX
C1RXF15EID	047E				EID<	15:8>							EID<	7:0>				XXXX

TABLE 3-1	9: E	CAN2 R	REGISTE	R MAP	WHEN (C2CTRL	1.WIN =	0 OR 1	L												
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
C2CTRL1	0500	—	_	CSIDL	ABAT	CANCKS	RI	EQOP<2:0	>	OPM	/ODE<2:0)>	_	CANCAP	—	—	WIN	0480			
C2CTRL2	0502	_	_	—	_	_	_	_	—	_	—	_		D	NCNT<4:0	>		0000			
C2VEC	0504	_	_	_		FI	LHIT<4:0>			_				ICODE<6:0)>			0000			
C2FCTRL	0506	C	DMABS<2:0	`	—	—	—	_	-	_	_	_			FSA<4:0>						
C2FIFO	0508	_	_			FBP<5	:0>			_	_			FNRE	3<5:0>						
C2INTF	050A			TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF					
C2INTE	050C			_	_	_	_	_		IVRIE	WAKIE	ERRIE		FIFOIE	RBOVIE	RBIE	TBIE	0000			
C2EC	050E				TERRCN	T<7:0>							RERRCI	NT<7:0>				0000			
C2CFG1	0510					_	_	_		SJW<1	1:0>			BRP	<5:0>			0000			
C2CFG2	0512		WAKFIL			_	SE	G2PH<2:0	>	SEG2PHTS	SAM	SE	EG1PH<2	:0>	Р	RSEG<2:0)>	0000			
C2FEN1	0514	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	0000				
C2FMSKSEL1	0518	F7MSI	<<1:0>	F6MSł	<<1:0>	F5MSł	<<1:0>	F4MSI	<<1:0>	F3MSK<	<1:0>	F2MSH	<1:0>	F1MS	<<1:0>	F0MS	K<1:0>	0000			
C2FMSKSEL2	051A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	K<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSH	<<1:0>	F8MS	K<1:0>	0000			

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-20: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 0

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E							See	definition	when WIN	= x							
C2RXFUL1	0520	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C2RXFUL2	0522	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C2RXOVF1	0528	RXOVF15	RXOVF14	VF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF09 RXOVF08 RXOVF7 RXOVF6 RXOVF5 RXOVF4 RXOVF3 RXOVF2 RXOVF1 RX														0000
C2RXOVF2	052A	RXOVF31	RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF09 RXOVF08 RXOVF7 RXOVF6 RXOVF5 RXOVF4 RXOVF3 RXOVF2 RXOVF2 RXOVF1 RXO RXOVF30 RXOVF29 RXOVF28 RXOVF27 RXOVF26 RXOVF26 RXOVF25 RXOVF24 RXOVF23 RXOVF22 RXOVF21 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXO													RXOVF16	0000	
C2TR01CON	0530	TXEN1	TX ABAT1	TX TX TX TX RTREN1 TX1PRI<1:0> TXEN0 TX TX TX TX RTREN0 TX0PRI<1													l<1:0>	0000
C2TR23CON	0532	TXEN3	TX ABAT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PR	l<1:0>	0000
C2TR45CON	0534	TXEN5	TX ABAT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PR	l<1:0>	0000
C2TR67CON	0536	TXEN7	TX ABAT7	TX LARB7	TX ERR7	TX REQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TX ABAT6	TX LARB6	TX ERR6	TX REQ6	RTREN6	TX6PR	l<1:0>	XXXX
C2RXD	0540								Recieved [Data Word								XXXX
C2TXD	0542								Transmit D	ata Word								XXXX

TABLE 3-21: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500			•	•	•		Se	e definition	when WIN	= x		•				•	
	- 051E																	
C2BUFPNT1	0520		F3BF	><3:0>			F2BP	<3:0>			F1BF	~ 3:0>			F0BF	P<3:0>		0000
C2BUFPNT2	0522		F7BF	P<3:0>			F6BP	<3:0>			F5BF	P<3:0>			F4BF	P<3:0>		0000
C2BUFPNT3	0524		F11B	P<3:0>			F10BF	P<3:0>			F9BF	P<3:0>			F8BF	P<3:0>		0000
C2BUFPNT4	0526		F15B	P<3:0>			F14BF	P<3:0>			F13B	><3:0>			F12B	P<3:0>		0000
C2RXM0SID	0530				SID<	10:3>					SID<2:0>		_	MIDE		EID<	17:16>	XXXX
C2RXM0EID	0532				EID<	15:8>							EID	<7:0>				XXXX
C2RXM1SID	0534				SID<	10:3>					SID<2:0>		—	MIDE		EID<	17:16>	XXXX
C2RXM1EID	0536				EID<	15:8>							EID	<7:0>				XXXX
C2RXM2SID	0538				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<	17:16>	XXXX
C2RXM2EID	053A				EID<	15:8>							EID∙	<7:0>				XXXX
C2RXF0SID	0540				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	XXXX
C2RXF0EID	0542				EID<	15:8>							EID	<7:0>				XXXX
C2RXF1SID	0544				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	XXXX
C2RXF1EID	0546				EID<	15:8>							EID	<7:0>				XXXX
C2RXF2SID	0548				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<	17:16>	xxxx
C2RXF2EID	054A				EID<	15:8>							EID	<7:0>		•		xxxx
C2RXF3SID	054C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF3EID	054E				EID<	15:8>							EID	<7:0>				xxxx
C2RXF4SID	0550				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	XXXX
C2RXF4EID	0552				EID<	15:8>							EID	<7:0>				XXXX
C2RXF5SID	0554				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	XXXX
C2RXF5EID	0556				EID<	15:8>							EID	<7:0>		1		XXXX
C2RXF6SID	0558				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	XXXX
C2RXF6EID	055A				EID<	15:8>							EID	<7:0>		1		XXXX
C2RXF7SID	055C				SID	<10:3					SID<2:0>		—	EXIDE		EID<	17:16>	XXXX
C2RXF7EID	055E				EID<	15:8>							EID	<7:0>				XXXX
C2RXF8SID	0560				SID	<10:3					SID<2:0>		—	EXIDE		EID<	17:16>	XXXX
C2RXF8EID	0562				EID<	15:8>							EID	<7:0>				XXXX
C2RXF9SID	0564					<10:3					SID<2:0>		—	EXIDE	—	EID<	17:16>	XXXX
C2RXF9EID	0566					15:8>				ļ			EID	<7:0>				XXXX
C2RXF10SID	0568				SID	<10:3					SID<2:0>		—	EXIDE	—	EID<	17:16>	XXXX

© 2007 Microchip Tଥଏ୩୩୪୪୦ଥିରୁୀଲରିheet4U.com

DS70286A-page 52

IABLE 3-2	21:	ECAN2	REGIS				RL1.W	IN = I	(CONTI	NUED)		r		_	-	-		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2RXF10EID	056A				EID<	15:8>							EID<	<7:0>				XXXX
C2RXF11SID	056C				SID<	:10:3					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C2RXF11EID	056E				EID<	15:8>							EID	<7:0>				XXXX
C2RXF12SID	0570				SID<	:10:3					SID<2:0>		_	EXIDE	_	EID<1	7:16>	XXXX
C2RXF12EID	0572				EID<	15:8>							EID	<7:0>				XXXX
C2RXF13SID	0574				SID<	:10:3					SID<2:0>		_	EXIDE	_	EID<1	7:16>	XXXX
C2RXF13EID	0576				EID<	15:8>							EID<	<7:0>				XXXX
C2RXF14SID	0578				SID<	:10:3					SID<2:0>		_	EXIDE	_	EID<1	7:16>	XXXX
C2RXF14EID	057A				EID<	15:8>							EID	<7:0>				XXXX
C2RXF15SID	057C				SID<	:10:3					SID<2:0>		_	EXIDE	_	EID<1	7:16>	XXXX
C2RXF15EID	057E				EID<	15:8>							EID	<7:0>	•			xxxx

TABLE 3-21: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 (CONTINUED)

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
DCICON1	0280	DCIEN	—	DCISIDL	—	DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST		—	—	COFSM1	COFSM0	0000 0000 0000 0000
DCICON2	0282		_	_	_	BLEN1	BLEN0	_		COFSC	G<3:0>		-		V	VS<3:0>		0000 0000 0000 0000
DCICON3	0284		_	_	_						BCG<1	1:0>						0000 0000 0000 0000
DCISTAT	0286	_	SLOT3 SLOT2 SLOT1 SLOT0 ROV RFUL TUNF TMPTY										TMPTY	0000 0000 0000 0000				
TSCON	0288	TSE15	SE15 TSE14 TSE13 TSE12 TSE11 TSE10 TSE9 TSE8 TSE7 TSE6 TSE4 TSE3 TSE2 TSE1 TSE0												TSE0	0000 0000 0000 0000		
RSCON	028C	RSE15	TSE15 TSE14 TSE13 TSE12 TSE11 TSE10 TSE9 TSE8 TSE7 TSE6 TSE5 TSE4 TSE3 TSE2 TSE1 TSE0												RSE0	0000 0000 0000 0000		
RXBUF0	0290							Receive E	Buffer #0 D	ata Regis	ster							0000 0000 0000 0000
RXBUF1	0292							Receive E	Buffer #1 D	ata Regis	ster							0000 0000 0000 0000
RXBUF2	0294							Receive E	Buffer #2 D	ata Regis	ster							0000 0000 0000 0000
RXBUF3	0296							Receive E	Buffer #3 D	ata Regis	ster							0000 0000 0000 0000
TXBUF0	0298							Transmit I	Buffer #0 D	ata Regi	ster							0000 0000 0000 0000
TXBUF1	029A							Transmit I	Buffer #1 D	ata Regi	ster							0000 0000 0000 0000
TXBUF2	029C							Transmit I	Buffer #2 D	ata Regi	ster							0000 0000 0000 0000
TXBUF3	029E							Transmit I	Buffer #3 D	ata Regi	ster							0000 0000 0000 0000

Legend: — = unimplemented, read as '0'. Note 1: Refer to the *"dsPIC33F Family Reference Manual"* for descriptions of register bit fields.

TABLE 3-23: PORTA REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA14	TRISA13	TRISA12	_	TRISA10	TRISA9		TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	D6C0
PORTA	02C2	RA15	RA14	RA13	RA12	_	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4	LATA15	LATA14	LATA13	LATA12	_	LATA10	LATA9	_	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA ⁽²⁾	06C0	ODCA15	ODCA14	ODCA13	ODCA12	_	_	_	_	_	_	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	XXXX

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. Legend:

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-24: PORTB REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02C8	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB	02CA	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-25: PORTC REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02CC	TRISC15	TRISC14	TRISC13	TRISC12	_	—	_				-	TRISC4	TRISC3	TRISC2	TRISC1		F01E
PORTC	02CE	RC15	RC14	RC13	RC12	_	—	_	-	-	—	—	RC4	RC3	RC2	RC1	_	XXXX
LATC	02D0	LATC15	LATC14	LATC13	LATC12	_	—	_	-	-			LATC4	LATC3	LATC2	LATC1	-	XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-26: PORTD REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D2	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02D4	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX
LATD	02D6	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	XXXX
ODCD	06D2	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-27: PORTE REGISTER MAP⁽¹⁾

-																		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02D8	_	_	—	_	—	_	-	—	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
PORTE	02DA	_	_	_	_	_	_	_	_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	XXXX
LATE	02DC	_	_	_	_	_	_	_	_	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	XXXX

dsPIC33FJXXXGPX06/X08/X10

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-28: PORTF REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02DE	_	_	TRISF13	TRISF12	_	-	—	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
PORTF	02E0	_	_	RF13	RF12	_	_	_	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	XXXX
LATF	02E2	_		LATF13	LATF12				LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	XXXX
ODCF	06DE		_	ODCF13	ODCF12	_	_	_	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	XXXX

Legend: x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-29: PORTG REGISTER MAP⁽¹⁾

File Nam	e Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	02E4	TRISG15	TRISG14	TRISG13	TRISG12	_	-	TRISG9	TRISG8	TRISG7	TRISG6	-	—	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02E6	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	XXXX
LATG	02E8	LATG15	LATG14	LATG13	LATG12	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	XXXX
ODCG	06E4	ODCG15	ODCG14	ODCG13	ODCG12	-		ODCG9	ODCG8	ODCG7	ODCG6		—	ODCG3	ODCG2	ODCG1	ODCG0	XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 3-30: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	_	—	_	_	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	_{XXXX} (1)
OSCCON	0742	_	(COSC<2:0>	>	_	1	NOSC<2:0	>	CLKLOCK	_	LOCK		CF	_	LPOSCEN	OSWEN	₀₃₀₀ (2)
CLKDIV	0744	ROI	[DOZE<2:0>	•	DOZEN	NOSC<2:0> FRCDIV<2:0>			PLLPOS	T<1:0>	_		F	PLLPRE<4:	:0>		0040
PLLFBD	0746		—	_	_	—	FRCDIV<2:0>					F	PLLDIV<8:0)>				0030
OSCTUN	0748	-	—	_	_	_	_	_		—	—			TUN	l<5:0>			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

TABLE 3-31: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	_		_	_		_	ERASE	_	_	NVMOP<3:0>				₀₀₀₀ (1)
NVMKEY	0766	—	—	_	_	—	—		-				— NVMOP<3:0> NVMKEY<7:0>					0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 3-32: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	QEIMD	PWMMD	DCIMD	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	T9MD	T8MD	T7MD	T6MD	_	_	_	_	—	_	_	_	_	_	I2C2MD	AD2MD	0000

3.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJXXXGPX06/X08/X10 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 3-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





3.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features which enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 3-1 for an overview of the BSRAM and SSRAM SFRs.

3.3 Instruction Addressing Modes

The addressing modes in Table 3-33 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

3.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

3.3.2 MCU INSTRUCTIONS

The 3-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be register direct) which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

TABLE 3-33:	FUNDAMENTAL ADDRESSING MODES SUPPORTED
-------------	--

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

3.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the Addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared between both source and destination (but typically only used by one).

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the
	Addı	essi	ng modes give	n above. I	ndivi	dual
	instr	uctio	ns may suppo	rt differen	t sub	sets
	of th	ese /	Addressing mo	odes.		

3.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	s only	available	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

3.3.5 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

3.4 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a bidirectional mode (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

3.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 3-1).

Note: Y space Modulo Addressing EA calculations assume word sized data (LSb of every EA is always clear). The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).


3.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers will operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 3-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than

FIGURE 3-7: MODULO ADDRESSING OPERATION EXAMPLE



3.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

 Note:
 The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (e.g., [W7+W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

3.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

3.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing).
- 2. The BREN bit is set in the XBREV register.
- 3. The addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is only executed for Register Indirect with Pre-Increment or Post-Increment Addressing and word sized data writes. It will not function for any other addressing mode or for byte sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed
	Addressing should not be enabled
	together. In the event that the user attempts
	to do so, Bit-Reversed Addressing will
	assume priority when active for the X
	WAGU and X WAGU Modulo Addressing
	will be disabled. However, Modulo
	Addressing will continue to function in the X
	RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.

dsPIC33FJXXXGPX06/X08/X10




TABLE 3-34: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

Normal Address				Bit-Reversed Address						
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal	
0	0	0	0	0	0	0	0	0	0	
0	0	0	1	1	1	0	0	0	8	
0	0	1	0	2	0	1	0	0	4	
0	0	1	1	3	1	1	0	0	12	
0	1	0	0	4	0	0	1	0	2	
0	1	0	1	5	1	0	1	0	10	
0	1	1	0	6	0	1	1	0	6	
0	1	1	1	7	1	1	1	0	14	
1	0	0	0	8	0	0	0	1	1	
1	0	0	1	9	1	0	0	1	9	
1	0	1	0	10	0	1	0	1	5	
1	0	1	1	11	1	1	0	1	13	
1	1	0	0	12	0	0	1	1	3	
1	1	0	1	13	1	0	1	1	11	
1	1	1	0	14	0	1	1	1	7	
1	1	1	1	15	1	1	1	1	15	

3.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJXXXGPX06/X08/X10 architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJXXXGPX06/X08/X10 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

3.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 3-35 and Figure 3-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 3-35:	PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address						
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>		
Instruction Access	User	0	0 PC<22:1>					
(Code Execution)			0xx xxxx xxxx xxxx xxxx xxx0					
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>				
(Byte/Word Read/Write)		0	XXX XXXX	XXXX XX	***			
	Configuration	TB	LPAG<7:0>	Data EA<15:0>				
		1	XXX XXXX	XXXX X	****			
Program Space Visibility	User	0	PSVPAG<7	7:0> Data EA<14:0> ⁽¹⁾				
(Block Remap/Read)		0	XXXX XXXX	ζ	XXX XXXX XXXX XXXX			

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

dsPIC33FJXXXGPX06/X08/X10



3.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 4.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 3-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

3.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 3-11), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the ${\tt REPEAT}$ loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

FIGURE 3-11: PROGRAM SPACE VISIBILITY OPERATION



dsPIC33FJXXXGPX06/X08/X10

NOTES:

vww.DataSheet4U.com

4.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F Family Reference Manual". Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

The dsPIC33FJXXXGPX06/X08/X10 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- 2. Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJXXXGPX06/X08/X10 device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGC1/PGD1, PGC2/PGD2 or PGC3/PGD3), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


4.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 4-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 4-1: ADDRESSING FOR TABLE REGISTERS



4.2 RTSP Operation

The dsPIC33FJXXXGPX06/X08/X10 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. **Table 24-12, DC Characteristics: Program Memory** shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

4.3 Control Registers

There are two SFRs used to read and write the program Flash memory:

- NVMCON: Flash Memory Control Register
- NVMKEY: Non-Volatile Memory Key Register

The NVMCON register (Register 4-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 4-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 4.4 "Programming Operations"** for further details.

4.4 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. A programming operation is nominally 4 ms in duration and the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

dsPIC33FJXXXGPX06/X08/X10

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0				
WR	WREN	WRERR	_	_							
bit 15											
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0				
	ERASE			10/0-0	-	>(2)	10,00-0				
bit 7	LIVAL					10.02					
Legend:		SO = Satiable	only bit								
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, read	l as '0'					
_⊓ n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 15	WR: Write Co	ontrol bit									
				or erase operation	on. The operation	on is self-timed	and the b				
		by hardware one			_						
1.11.4.4	-	-	ion is comp	lete and inactive	3						
bit 14	WREN: Write										
		lash program/e									
L:: 40		ash program/era	-	bns							
bit 13		te Sequence Er			4		4				
		per program or cally on any set		ence attempt or	termination has	s occurred (bit is	s set				
				npleted normally	/						
bit 12-7		ited: Read as '0									
bit 6	-	ERASE: Erase/Program Enable bit									
Sit 0				ed by NVMOP<3	3.0> on the next	WR command					
				cified by NVMOF							
bit 5-4		ited: Read as '0	-	2							
bit 3-0	NVMOP<3:0	>: NVM Operati	on Select bi	ts ⁽²⁾							
	If ERASE = 1	•									
		ory bulk erase o	peration								
	1110 = Rese										
	1101 = Erase General Segment										
	1100 = Erase Secure Segment										
	1011 = Rese 0011 = No o										
			operation								
	0010 = Memory page erase operation 0001 = No operation										
		e a single Config	juration reg	ister byte							
	<u> If ERASE = 0</u>	:									
	1111 = No o										
	1110 = Reserved										
	1101 = No operation										
	1100 = No operation										
	1011 = Rese	rved ory word progra	m operation								
	0011 = Merri 0010 = No oj		in operation	I							
			oporation								
	0001 = Mem	ory row program									
	0001 = Mem 0000 = Prog i	ram a single Co		egister byte							

dsPIC33FJXXXGPX06/X08/X10

REGISTER 4-2: NVMKEY: NON-VOLATILE MEMORY KEY REGISTER							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	_	—	_	—	_
bit 15							bit
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVM	<ey<7:0></ey<7:0>			
bit 7							bit
Legend:		SO = Satiable only bit					
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY<7:0>: Key Register (Write Only) bits

4.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 4-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVM-CON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 4-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write #0x55 to NVMKEY.
 - c) Write #0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 4-3.

EXAMPLE 4-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 4-2: LOADING THE WRITE BUFFERS

	;	Set u	-	N for row programming operations #0x4001, W0	;	
			MOV	W0, NVMCON	;	Initialize NVMCON
	;	Set u	np a poi	nter to the first program memory l	oc	ation to be written
	;	progr	am memo	ry selected, and writes enabled		
			MOV	#0x0000, W0	;	
			MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
			MOV	#0x6000, W0	;	An example program memory address
	;	Perfo	orm the	TBLWT instructions to write the la	tc	hes
	;	0th_p	rogram_	word		
			MOV	#LOW_WORD_0, W2	;	
			MOV	#HIGH_BYTE_0, W3	;	
			TBLWTL	W2, [W0]	;	Write PM low word into program latch
			TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
neet4	J;c	_hst_p	rogram_			
				#LOW_WORD_1, W2	;	
				#HIGH_BYTE_1, W3	;	
				W2, [W0]		Write PM low word into program latch
				W3, [W0++]	;	Write PM high byte into program latch
	;	2nd_	program			
				#LOW_WORD_2, W2	;	
				#HIGH_BYTE_2, W3	;	
				W2, [W0]		Write PM low word into program latch
			TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
			•			
			•			
			•			
	;	63rd_	program	—		
				#LOW_WORD_31, W2	;	
				#HIGH_BYTE_31, W3	;	
				W2, [W0]		Write PM low word into program latch
			J.BTMJ,H	W3, [W0++]	;	Write PM high byte into program latch

EXAMPLE 4-3: INITIATING A PROGRAMMING SEQUENCE

DISI		Block all interrupts with priority <7
	;	for next 5 instructions
MOV	#0x55, W0	
MOV	WO, NVMKEY ;	Write the 55 key
MOV	#0xAA, W1 ;	
MOV	W1, NVMKEY ;	Write the AA key
BSET	NVMCON, #WR ;	Start the erase sequence
NOP	;	Insert two NOPs after the
NOP	;	erase command is asserted

5.0 RESETS

Note:	This data sheet summarizes the features						
	of this group						
	of dsPIC33FJXXXGPX06/X08/X10						
	devices. It is not intended to be a compre-						
	hensive reference source. To complement						
	the information in this data sheet, refer to						
	the "dsPIC33F Family Reference Manual"						
	. Please refer to the Microchip web site						
	(www.microchip.com) for the latest						
	dsPIC33F Family Reference Manual						
	sections.						

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 5-1.


Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 5-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.



© 2007 Microchip Technology Inc.

REGISTER 5-1:

RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TRAPR	IOPUWR	—	_	—	—	—	VREGS
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7		· · · · · ·					bit
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, read	as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15 bit 14	1 = A Trap Co 0 = A Trap Co IOPUWR: Ille 1 = An illega Address	o Reset Flag bit onflict Reset has onflict Reset has gal Opcode or L al opcode detec Pointer caused I opcode or unin	not occurre Jninitialized tion, an ille a Reset	W Access Rese gal address mo	ode or uninitiali	zed W registe	er used as a
bit 13-9		ited: Read as '0			curreu		
bit 8	-	age Regulator S		na Sleep bit			
	1 = Voltage r 0 = Voltage r	regulator is activ regulator goes in	e during Sle ito Standby i	ер	еер		
bit 7	1 = A Master	nal Reset (MCLF Clear (pin) Rese Clear (pin) Rese	et has occur				
bit 6	SWR: Softwa	ire Reset (Instru	ction) Flag b	oit			
		instruction has I instruction has r					
bit 5	SWDTEN: So	oftware Enable/[Disable of W	DT bit ⁽²⁾			
	1 = WDT is e 0 = WDT is d						
bit 4	WDTO: Watc	hdog Timer Tim	e-out Flag b	it			
		e-out has occurr e-out has not oc					
bit 3	SLEEP: Wak	e-up from Sleep	Flag bit				
		as been in Sleep as not been in S					
bit 2	IDLE: Wake-	up from Idle Flag	g bit				
		as in Idle mode as not in Idle mo	ode				
bit 1 BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred							
cau	of the Reset sta use a device Re	atus bits may be	set or cleare		-		

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

REGISTER 5-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-up Reset has occurred
 - 0 = A Power-up Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

ww.DataSheet4U.com

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap conflict event	POR
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR
BOR (RCON<1>)	BOR	—
POR (RCON<0>)	POR	—

TABLE 5-1:RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

5.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 5-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 8.0 "Oscillator Configuration"** for further details.

TABLE 5-2:OSCILLATOR SELECTION vs.TYPE OF RESET (CLOCK
SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR	

5.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 5-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—	_	1, 2, 3
	ECPLL, FRCPLL	Tpor + Tstartup + Trst	Тьоск	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	Tpor + Tstartup + Trst	Тоѕт	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	Tpor + Tstartup + Trst	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, LPRC	TSTARTUP + TRST	—	_	3
	ECPLL, FRCPLL	TSTARTUP + TRST	Тьоск	TFSCM	3, 5, 6
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	3, 4, 6
	XTPLL, HSPLL	TSTARTUP + TRST	TOST + TLOCK	TFSCM	3, 4, 5, 6
MCLR	Any Clock	Trst	_	_	3
WDT	Any Clock	Trst	—	_	3
Software	Any Clock	Trst	—	—	3
Illegal Opcode	Any Clock	Trst	—	_	3
Uninitialized W	Any Clock	Trst	—		3
Trap Conflict	Any Clock	Trst		_	3

TABLE 5-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

2: TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.

- 3: TRST = Internal state Reset time (20 µs nominal).
- **4:** Tos⊤ = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- 5: TLOCK = PLL lock time (20 μs nominal).
- 6: TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

5.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

5.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

5.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

5.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

6.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F Family Reference Manual". Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

The dsPIC33FJXXXGPX06/X08/X10 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJXXXGPX06/X08/X10 CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- · Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

6.1 Interrupt Vector Table

The Interrupt Vector Table is shown in Figure 6-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

dsPIC33FJXXXGPX06/X08/X10 devices implement up to 67 unique interrupts and 5 nonmaskable traps. These are summarized in Table 6-1 and Table 6-2.

6.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 6-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

6.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJXXXGPX06/X08/X10 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

		Reset – GOTO Instruction	0x000000	
		Reset – GOTO Address	0x000002	
		Reserved	0x000004	
		Oscillator Fail Trap Vector	_	
		Address Error Trap Vector	_	
		Stack Error Trap Vector	_	
		Math Error Trap Vector	_	
		DMA Error Trap Vector	_	
		Reserved	-	
		Reserved	0.000011 -	7
		Interrupt Vector 0	0x000014	
		Interrupt Vector 1	_	
4U.com		~	_	
		~	4	
		~ Interrupt Vector 52	0x00007C	
1		Interrupt Vector 52	0x00007C 0x00007E	Interrupt Vector Table (IVT) ⁽¹⁾
	≥	Interrupt Vector 54	0x00007E 0x000080	
1	oui		0,000000	
	Pri	~	-	
	ler	~	-	
	Drc	Interrupt Vector 116	0x0000FC	
	al (Interrupt Vector 117	0x0000FE	⊥
	tur	Reserved	0x000100	
	Na	Reserved	0x000102	
	bu	Reserved	0,000102	
	Decreasing Natural Order Priority	Oscillator Fail Trap Vector	-	
		Address Error Trap Vector	-	
	Dec	Stack Error Trap Vector		
	_	Math Error Trap Vector	_	
		DMA Error Trap Vector	-	
		Reserved		
		Reserved		
		Interrupt Vector 0	0x000114	
		Interrupt Vector 1		
		~		
		~	1	
		~	1	Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
		Interrupt Vector 52	0x00017C	
		Interrupt Vector 53	0x00017E	
		Interrupt Vector 54	0x000180	
		~		
		~		
		~]	
		Interrupt Vector 116		
	Ļ	Interrupt Vector 117	0x0001FE	
	V	Start of Code	0x000200	

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Compare 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
n 16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – ADC 1
22	14	0x000030	0x000130	DMA1 – DMA Channel 1
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
27	19	0x00003A	0x00013A	Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29	21	0x00003E	0x00013E	ADC2 – ADC 2
30	22	0x000040	0x000140	IC7 – Input Capture 7
31	23	0x000042	0x000142	IC8 – Input Capture 8
32	24	0x000044	0x000144	DMA2 – DMA Channel 2
33	25	0x000046	0x000146	OC3 – Output Compare 3
34	26	0x000048	0x000148	OC4 – Output Compare 4
35	27	0x00004A	0x00014A	T4 – Timer4
36	28	0x00004C	0x00014C	T5 – Timer5
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38	30	0x000050	0x000150	U2RX – UART2 Receiver
39	31	0x000052	0x000152	U2TX – UART2 Transmitter
40	32	0x000054	0x000154	SPI2E – SPI2 Error
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready
43	35	0x00005A	0x00015A	C1 – ECAN1 Event
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46	38	0x000060	0x000160	IC4 – Input Capture 4
47	39	0x000062	0x000162	IC5 – Input Capture 5
48	40	0x000064	0x000164	IC6 – Input Capture 6
49	41	0x000066	0x000166	OC5 – Output Compare 5
50	42	0x000068	0x000168	OC6 – Output Compare 6
51	43	0x00006A	0x00016A	OC7 – Output Compare 7
52	44	0x00006C	0x00016C	OC8 – Output Compare 8
53	45	0x00006E	0x00016E	Reserved

TABLE 6-1: INTERRUPT VECTORS (CONTINUED) Vector Interrupt Number IVT Address							
Number	Number						
54	46	0x000070	0x000170	DMA4 – DMA Channel 4			
55	47	0x000072	0x000172	T6 – Timer6			
56	48	0x000074	0x000174	T7 – Timer7			
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events			
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events			
59	51	0x00007A	0x00017A	T8 – Timer8			
60	52	0x00007C	0x00017C	T9 – Timer9			
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3			
^{4U.com} 62	54	0x000080	0x000180	INT4 – External Interrupt 4			
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready			
64	56	0x000084	0x000184	C2 – ECAN2 Event			
65	57	0x000086	0x000186	Reserved			
66	58	0x000088	0x000188	Reserved			
67	59	0x00008A	0x00018A	DCIE – DCI Error			
68	60	0x00008C	0x00018C	DCID – DCI Transfer Done			
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5			
70	62	0x000090	0x000190	Reserved			
71	63	0x000092	0x000192	Reserved			
72	64	0x000094	0x000194	Reserved			
73	65	0x000096	0x000196	U1E – UART1 Error			
74	66	0x000098	0x000198	U2E – UART2 Error			
75	67	0x00009A	0x00019A	Reserved			
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6			
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7			
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request			
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request			
80-125	72-117	0x0000A4- 0x0000FE	0x0001A4- 0x0001FE	Reserved			

TABLE 6-1: INTERRUPT VECTORS (CONTINUED)

TABLE 6-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x00008	0x000108	Address Error
3	0x0000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error Trap
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

6.3 Interrupt Control and Status Registers

dsPIC33FJXXXGPX06/X08/X10 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 6-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 6-1 through Register 6-32, in the following pages.

SR: CPU STATUS REGISTER⁽¹⁾

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0	
OA	OB	SA	SB	OAB	SAB	DA	DC	
bit 15							bit	
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С	
bit 7	•					•	bit	
Legend:								
C = Clear only	bit	R = Readable	bit	U = Unimplemented bit, read as '0'				
S=-Set only bi	it	W = Writable b	oit	-n = Value at	POR			
'1' = Bit is set '0' = Bit is cleared			x = Bit is unknown					

bit 7-5

REGISTER 6-1:

IPL<2:0>: CPU Interrupt Priority Level Status bits⁽¹⁾

- 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled
- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 2-1: "SR: CPU Status Register".

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 6-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7	bit 7						bit 0
Legend:	Legend: C = Clear only bit						
R = Readable bit W = Writable bit			-n = Value at POR '1' = Bit is set				
0' = Bit is clear	ed	ʻx = Bit is unki	nown	U = Unimplemented bit, read as '0'			

bit 3

IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾ 1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 2-2: "CORCON: CORE Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R OVBERR R/W-0 R DMACERR	COVAERR R/W-0	COVBERR	OVATE	OVBTE	COVTE				
-	R/W-0								
-	R/W-0				bi				
R DMACERR		R/W-0	R/W-0	R/W-0	U-0				
	MATHERR	ADDRERR	STKERR	OSCFAIL	_				
				I	bi				
W = Writable	bit	U = Unimplem	ented bit, read	1 as '0'					
'1' = Bit is set	t	'0' = Bit is clea		x = Bit is unkn	iown				
pt nesting is disat pt nesting is enab Accumulator A O	oled verflow Trap F	-							
as caused by ove as not caused by	overflow of A	ccumulator A							
Accumulator B O as caused by ove									
as not caused by	overflow of A	ccumulator B							
VAERR: Accumulator A Catastrophic Overflow Trap Enable bit									
 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 									
-	-								
VBERR: Accumulator B Catastrophic Overflow Trap Enable bit - Trap was caused by catastrophic overflow of Accumulator B									
as not caused by	catastrophic of	overflow of Accu	umulator B						
ATE: Accumulator A Overflow Trap Enable bit									
 1 = Trap overflow of Accumulator A 0 = Trap disabled 									
ccumulator B Ove	erflow Trap En	able bit							
verflow of Accumi									
atastrophic Overf	low Trap Enat	ole bit							
n catastrophic ove isabled	erflow of Accu	mulator A or B e	enabled						
TACERR: Shift Accumulator Error Status bit									
error trap was cau error trap was not	•								
V0ERR: Arithmetic Error Status bit									
error trap was cau error trap was not									
R: DMA Controlle	r Error Status I	bit							
	Oluluo bil								
	controller error tra		controller error trap has occurred controller error trap has not occurred RR: Arithmetic Error Status bit	controller error trap has not occurred	controller error trap has not occurred				

REGISTER 6-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	 1 = Stack error trap has occurred 0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'
bit 1	 STKERR: Stack Error Trap Status bit 1 = Stack error trap has occurred 0 = Stack error trap has not occurred OSCFAIL: Oscillator Failure Trap Status bit 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred

ww.DataSheet4U.com

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI		_				_
bit 15		·	·	•			bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	e bit	U = Unimplen	nented bit, read	l as '0'	
າn = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 13-5 bit 4	Unimpleme INT4EP: Ex 1 = Interrup	struction is not ented: Read as ternal Interrupt t on negative ed	' ₀ ' 4 Edge Detect dge	Polarity Select	t bit		
bit 3	INT3EP: Ex 1 = Interrup	t on positive ed ternal Interrupt t on negative ed t on positive ed	3 Edge Detect dge	Polarity Select	t bit		
bit 2	1 = Interrup	ternal Interrupt t on negative ed t on positive ed	dge	Polarity Select	t bit		
bit 1	INT1EP: Ex 1 = Interrup	ternal Interrupt t on negative ed t on positive ed	1 Edge Detect dge	Polarity Select	t bit		
bit 0		ternal Interrupt t on negative e		Polarity Select	bit		

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF		
oit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INTOIF		
pit 7	0021	TOZI	Bhirterhi		00111		bit		
Legend:									
R = Readable	bit	W = Writable	bit	II = I Inimplen	nented bit, read	l as 'O'			
In ≔ Value at F		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkn	0.000		
nio-invalue at i	OR	1 - Dit 13 30	ι <u> </u>		areu		OWIT		
bit 15	Unimplement	ted: Read as	"O'						
bit 14	-			complete Interru	upt Flag Status	bit			
	1 = Interrupt r								
	0 = Interrupt r	equest has no	ot occurred						
oit 13	AD1IF: ADC1	Conversion (Complete Interr	upt Flag Status	s bit				
	1 = Interrupt r 0 = Interrupt r								
pit 12	•	•	r Interrupt Flag	Status bit					
	1 = Interrupt r								
	0 = Interrupt r								
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit								
	1 = Interrupt r 0 = Interrupt r	•							
bit 10	•	•	ot Flag Status b	bit					
	1 = Interrupt r 0 = Interrupt r	•							
bit 9	•	•	pt Flag Status	bit					
	1 = Interrupt r	equest has or	curred						
hit 8	0 = Interrupt r								
bit 8	T3IF: Timer3 1 = Interrupt r	equest has or	curred						
	0 = Interrupt r	•							
oit 7		T2IF: Timer2 Interrupt Flag Status bit							
	1 = Interrupt r 0 = Interrupt r								
oit 6	•	•		upt Flag Status	bit				
	1 = Interrupt r 0 = Interrupt r	•							
bit 5		•	nel 2 Interrupt F	-lag Status bit					
	1 = Interrupt r	-	-						
	0 = Interrupt r	•							
oit 4	DMA0IF: DMA	A Channel 0 E	Data Transfer C	complete Interro	upt Flag Status	bit			
	1 = Interrupt r 0 = Interrupt r								
oit 3	T1IF: Timer1	-							
	1 = Interrupt r								
		1							

REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	 Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INT0IF: External Interrupt 0 Flag Status bit
	 Interrupt request has occurred
	0 = Interrupt request has not occurred

www.DataSheet4U.com

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF		
bit 15			1				bi		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IC8IF	IC7IF	AD2IF	INT1IF	CNIF		MI2C1IF	SI2C1IF		
bit 7			Į				bi		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 15		RT2 Transmitte	=	g Status bit					
	0 = Interrupt	request has no	t occurred						
bit 14		RT2 Receiver II		Status bit					
		request has oc request has no							
bit 13	INT2IF: Exter	mal Interrupt 2	Flag Status b	it					
	•	request has oc request has no							
bit 12		Interrupt Flag							
		request has oc request has no							
bit 11	-	Interrupt Flag							
		request has oc							
	0 = Interrupt	request has no	t occurred						
bit 10	OC4IF: Outpu	ut Compare Ch	annel 4 Interr	rupt Flag Status	s bit				
		request has oc request has no							
bit 9	•	•		rupt Flag Status	bit				
	1 = Interrupt	request has oc request has no	curred	1 0					
bit 8	•	•		Complete Interr	upt Flag Status	bit			
		DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred							
	-	request has no							
bit 7		Capture Chann		Flag Status bit					
		request has oc request has no							
bit 6		Capture Chann		Flag Status bit					
	1 = Interrupt	request has oc request has no	curred	-					
bit 5	•	•		rupt Flag Statu	s bit				
	1 = Interrupt	request has oc request has no	curred						
bit 4	-	nal Interrupt 1		it					

REGISTER 6-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 3	CNIF: Input Change Notification Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 2	Unimplemented: Read as '0'
bit 1	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred

ww.DataSheet4U.com

REGISTER 6	-7: IFS2: I	NTERRUPT	FLAG STAT		ER 2					
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T6IF	DMA4IF	—	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF			
bit 7	1	I				1	bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n ⇔ Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	TEIF: Timer6	Interrupt Flag	Status hit							
		request has oc								
		request has no								
bit 14	DMA4IF: DM	A Channel 4 D	ata Transfer C	Complete Interi	rupt Flag Status	bit				
		equest has oc equest has no								
oit 13	•	ted: Read as '								
bit 12	OC8IF: Outpu	ut Compare Ch	annel 8 Interr	upt Flag Status	s bit					
		equest has oc equest has no								
bit 11	OC7IF: Output Compare Channel 7 Interrupt Flag Status bit									
	•	equest has oc equest has no								
bit 10	OC6IF: Outpu	ut Compare Ch	annel 6 Interr	upt Flag Status	s bit					
		equest has oc equest has no								
bit 9	OC5IF: Outpu	ut Compare Ch	annel 5 Interr	upt Flag Status	s bit					
		equest has oc equest has no								
bit 8	IC6IF: Input C	Capture Chann	el 6 Interrupt I	-lag Status bit						
		equest has oc equest has no								
bit 7		, Capture Chann		-lag Status bit						
	1 = Interrupt r	equest has oc	curred	C C						
bit 6	•	 Interrupt request has not occurred IC4IF: Input Capture Channel 4 Interrupt Flag Status bit 								
	1 = Interrupt r	equest has oc equest has no	curred	0						
bit 5	•	Capture Chann		-lag Status bit						
	1 = Interrupt r	equest has oc equest has no	curred							
bit 4	-	-		Complete Interi	rupt Flag Status	bit				
	1 = Interrupt r	equest has oc	curred			•				
	0 = Interrunt r	equest has no	t occurred							
bit 3	-	equest has no Event Interrup		bit						

REGISTER 6-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

REGISTER 6-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred

vww.DataSheet4U.com

U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
_	_	DMA5IF	DCIIF	DCIEIF	_	_	C2IF
bit 15							bi
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF
bit 7	IN 141F	INTOF	1916	IOIF	IVII202IF	512021F	bi
Legend:							
R = Readable		W = Writable b	oit	U = Unimpler	mented bit, read	as '0'	
n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-14	Unimplemen	ted: Read as '0	,				
bit 13	•			Complete Interr	upt Flag Status	bit	
		request has occ			upt Flag Status	DIL	
		request has not					
bit 12	DCIIF: DCI E	vent Interrupt Fl	ag Status bit	t			
		request has occ					
	•	request has not					
bit 11		Error Interrupt F	0	it			
		request has occ					
L:1 40 0		request has not					
bit 10-9	-	ted: Read as '0		L:1			
bit 8		2 Event Interrupt request has occ	-	DIT			
	•	request has occ					
bit 7	•	N2 Receive Da		errupt Flag Sta	tus bit		
		request has occ	-				
	0 = Interrupt i	request has not	occurred				
bit 6	INT4IF: Exter	mal Interrupt 4 F	lag Status b	it			
		request has occ					
		request has not					
bit 5		nal Interrupt 3 F	-	it			
		request has occ request has not					
bit 4	-	Interrupt Flag S					
		request has occ					
		request has not					
bit 3	T8IF: Timer8	Interrupt Flag S	tatus bit				
	1 = Interrupt i	request has occ	urred				
	0 = Interrupt i	request has not	occurred				
bit 2	MI2C2IF: 12C	2 Master Events	s Interrupt Fl	ag Status bit			
		request has occ request has not					
bit 1	-	2 Slave Events		g Status bit			
		request has occ	-	-			
	0 = Interrupt I	request has not	occurred				
bit 0	T7IF: Timer7	Interrupt Flag S	tatus bit				
		request has occ					

	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	_	—	—	—	_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
C2TXIF	C1TXIF	DMA7IF	DMA6IF		U2EIF	U1EIF	
bit 7							bit (
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
bit 7 bit 6 bit 5	1 = Interrupt re 0 = Interrupt re C1TXIF: ECAI 1 = Interrupt re 0 = Interrupt re	equest has occ equest has not N1 Transmit Da equest has occ equest has not A Channel 7 Da equest has occ	curred occurred ata Request Ir curred occurred ata Transfer C curred	nterrupt Flag Si nterrupt Flag Si complete Interru	atus bit	bit	
	 DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 						
bit 4	1 = Interrupt re	equest has occ	curred				
bit 4 bit 3	1 = Interrupt re	equest has occ equest has not	curred				
	1 = Interrupt re 0 = Interrupt re	equest has occ equest has not ed: Read as '(2 Error Interrup equest has occ	curred occurred o' ot Flag Status curred	bit			
bit 3	1 = Interrupt re 0 = Interrupt re Unimplement U2EIF: UART 1 = Interrupt re	equest has occ equest has not ed: Read as 'o 2 Error Interrup equest has occ equest has not 1 Error Interrup equest has occ	curred occurred of Flag Status curred occurred ot Flag Status curred				

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
pit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE
pit 7	OULIE	IOLIE	Dimitic		CONE	10112	bit
_egend:							
R = Readable	e bit	W = Writable	e bit	U = Unimplen	nented bit, read	d as '0'	
n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15 bit 14	1 = Interrupt i	A Channel 1 [equest enable	Data Transfer C ed	Complete Intern	upt Enable bit		
pit 13	0 = Interrupt i AD1IE: ADC ¹ 1 = Interrupt i	Conversion	Complete Inter	rupt Enable bit			
	0 = Interrupt i						
pit 12		T1 Transmitte equest enable	er Interrupt Ena	ble bit			
pit 11	-	RT1 Receiver equest enable	Interrupt Enabl ed	e bit			
pit 10	SPI1IE: SPI1	Event Interru	pt Enable bit ed				
	0 = Interrupt i	-					
oit 9	SPI1EIE: SPI 1 = Interrupt i 0 = Interrupt i	equest enable	ed				
pit 8	T3IE: Timer3 1 = Interrupt r	Interrupt Enal equest enable	ole bit ed				
pit 7	0 = Interrupt i T2IE: Timer2 1 = Interrupt i 0 = Interrupt i	Interrupt Enal	ole bit ed				
pit 6		ut Compare C equest enable	hannel 2 Interr ed	upt Enable bit			
oit 5	-	Capture Chani equest enable	nel 2 Interrupt I ed	Enable bit			
oit 4	-	A Channel 0 I equest enable	Data Transfer C ed	Complete Interro	upt Enable bit		
oit 3	T1IE: Timer1 1 = Interrupt i 0 = Interrupt i	Interrupt Enal equest enable	ole bit ed				

REGISTER 6-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled

www.DataSheet4U.com

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
bit 15	•=••						b
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI2C1IE
oit 7							b
_egend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15 bit 14	1 = Interrupt	RT2 Transmitte request enable request not ena RT2 Receiver I	d abled				
		request enable request not ena					
pit 13	1 = Interrupt	rnal Interrupt 2 request enable request not ena	d				
pit 12		Interrupt Enab					
		request enable request not ena					
bit 11	•	Interrupt Enab					
	1 = Interrupt	request enable	d				
	•	request not ena					
bit 10	1 = Interrupt	ut Compare Ch request enable request not ena	d	upt Enable bit			
bit 9	1 = Interrupt	ut Compare Ch request enable request not ena	d	rupt Enable bit			
bit 8	DMA2IE: DM	A Channel 2 D	ata Transfer (Complete Interr	upt Enable bit		
		request enable request not ena					
bit 7	IC8IE: Input Capture Channel 8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled						
	IC7IE: Input (Capture Chann	el 7 Interrupt	Enable bit			
oit 6		request enable					
bit 6	0 = Interrupt	request enable request not ena	abled				
bit 6 bit 5	0 = Interrupt AD2IE: ADC2	request enable request not ena 2 Conversion C	abled Complete Inter	rupt Enable bit			
	0 = Interrupt AD2IE: ADC2 1 = Interrupt	request enable request not ena	abled Complete Inter d	rupt Enable bit			
	 0 = Interrupt (AD2IE: ADC2 1 = Interrupt (0 = Interrupt (request enable request not ena 2 Conversion C request enable	abled Complete Inter d abled	rupt Enable bit			

REGISTER 6-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 3	CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 2	Unimplemented: Read as '0'
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled

ww.DataSheet4U.com

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
T6IE	DMA4IE	_	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE		
oit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE		
oit 7							bit		
egend:									
R = Readable k	oit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unkr	nown		
oit 15	T6IE: Timer6	Interrupt Enal	ole bit						
	1 = Interrupt r	equest enable	ed						
	0 = Interrupt r	equest not en	abled						
oit 14				Complete Interr	upt Enable bit				
	1 = Interrupt r 0 = Interrupt r								
oit 13	Unimplemen	•							
bit 12	-		hannel 8 Interr	unt Enable bit					
11 12	1 = Interrupt r	•							
	0 = Interrupt r								
pit 11	OC7IE: Outpu	ut Compare C	hannel 7 Interr	upt Enable bit					
	1 = Interrupt r								
	0 = Interrupt r	•							
pit 10			hannel 6 Interr	upt Enable bit					
	1 = Interrupt r 0 = Interrupt r	•							
oit 9	•	•	hannel 5 Interr	upt Enable bit					
	1 = Interrupt r	=							
	0 = Interrupt r								
oit 8	IC6IE: Input C	Capture Chanr	nel 6 Interrupt I	Enable bit					
	1 = Interrupt r								
	0 = Interrupt r	•							
oit 7	-	-	nel 5 Interrupt I	Enable bit					
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
oit 6	•	•	nel 4 Interrupt I	Enable bit					
	1 = Interrupt r	equest enable	ed						
	0 = Interrupt r	•							
pit 5	•	•	nel 3 Interrupt I	Enable bit					
	1 = Interrupt r 0 = Interrupt r	•							
oit 4		•		Complete Interr	upt Enable bit				
	1 = Interrupt r								
	0 = Interrupt r								
bit 3	C1IE: ECAN1	Event Interru	pt Enable bit						

REGISTER 6-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 0	SPI2EIE: SPI2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

vww.DataSheet4U.com

REGISTER		INTERRUPT					
U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
—	—	DMA5IE	DCIIE	DCIEIE	—	—	C2IE
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE
bit 7		introl	TOLE	1012		0120212	bit
Legend:							
R = Readable	e bit	W = Writable t	oit	U = Unimpler	mented bit, read	d as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
	-						-
bit 15-14	Unimpleme	nted: Read as 'd)'				
bit 13	DMA5IE: DN	A Channel 5 Da	ata Transfer	Complete Interi	rupt Enable bit		
		request enabled request not ena					
bit 12	DCIIE: DCI E	Event Interrupt E	nable bit				
	•	request enabled request not ena					
bit 11	-	I Error Interrupt I					
		request enabled request not ena					
bit 10-9	Unimpleme	nted: Read as '0)'				
bit 8	C2IE: ECAN	2 Event Interrup	t Enable bit				
		request enabled request not ena					
bit 7	C2RXIE: EC	AN2 Receive Da	ata Ready In	terrupt Enable l	bit		
		request enabled request not ena					
bit 6	INT4IE: Exte	ernal Interrupt 4 I	Enable bit				
	•	request enabled request not ena					
bit 5	INT3IE: Exte	ernal Interrupt 3 I	Enable bit				
		request enabled request not ena					
bit 4	T9IE: Timer9	9 Interrupt Enabl	e bit				
		request enabled request not ena					
bit 3	T8IE: Timer8	3 Interrupt Enabl	e bit				
		request enabled request not ena					
bit 2	MI2C2IE: 120	C2 Master Event	s Interrupt E	nable bit			
	•	request enabled request not ena					
bit 1	SI2C2IE: 120	C2 Slave Events	Interrupt En	able bit			
	1 = Interrupt	request enabled	1				
	-	request not ena					
bit 0		7 Interrupt Enabl					
		request enabled request not ena					

REGISTER 6-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_		_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
C2TXIE	C1TXIE	DMA7IE	DMA6IE		U2EIE	U1EIE	
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
bit 15-8 bit 7 bit 6	C2TXIE: ECA 1 = Interrupt r 0 = Interrupt r C1TXIE: ECA 1 = Interrupt r	ted: Read as ' N2 Transmit D request enable request not ena N1 Transmit D request enable request not ena	ata Request li d abled ata Request li d	·			
bit 5	1 = Interrupt i	A Channel 7 D request enable request not ena	d	Complete Enab	le Status bit		
bit 4	1 = Interrupt i	 DMA6IE: DMA Channel 6 Data Transfer Complete Enable Status bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 					
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	1 = Interrupt i	2 Error Interru request enable request not ena	d				
bit 1	1 = Interrupt i	T1 Error Interru request enable request not ena	d				
bit 0	•	ted: Read as '					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		T1IP<2:0>				OC1IP<2:0>				
bit 15							bi			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		IC1IP<2:0>		—		INT0IP<2:0>	h i			
bit 7							bi			
Legend:										
R = Readable	bit	W = Writable I	oit	U = Unimplei	mented bit, re	ad as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	Unimpleme	ented: Read as 'o)'							
bit 14-12	T1IP<2:0>:	Timer1 Interrupt	Priority bits							
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	001 = Interrupt is priority 1									
		rupt source is disa	abled							
bit 11	Unimpleme	ented: Read as 'o)'							
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits									
	111 = Interi	rupt is priority 7 (h	nighest priori	ty interrupt)						
	•									
	•									
	001 = Interi	rupt is priority 1								
		rupt source is disa	abled							
bit 7	Unimpleme	ented: Read as 'o)'							
bit 6-4	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	001 = Interi	rupt is priority 1								
		rupt source is disa	abled							
bit 3	Unimpleme	ented: Read as 'o)'							
bit 2-0	INT0IP<2:0	>: External Interr	upt 0 Priority	bits						
	111 = Interi	rupt is priority 7 (ł	nighest priori	ty interrupt)						
	•									
	•									
	001 = Interi	rupt is priority 1								
		rupt source is disa	ablad							

REGISTER 6-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1	REGISTER 6-16:	IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1
--	----------------	--

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		T2IP<2:0>				OC2IP<2:0>						
bit 15	·				•		bit					
						DANO	DAMO					
U-0	R/W-1	R/W-0 IC2IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 DMA0IP<2:0>	R/W-0					
 bit 7		1021752.02		_		DIVIAUIF \2.0>	bit					
							Dit					
Legend:												
R = Readable bit		W = Writable bit		U = Unimple	mented bit, rea	ad as '0'	1 as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown						
bit 15	Unimpleme	ntod: Read as '(۱'									
bit 14-12	Unimplemented: Read as '0' T2IP<2:0>: Timer2 Interrupt Priority bits											
Dit 14-12	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	• 001 = Interrupt is priority 1											
	000 = Interrupt source is disabled											
bit 11	Unimplemented: Read as '0'											
bit 10-8	OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	001 = Interrupt is priority 1											
	000 = Interrupt source is disabled											
bit 7	Unimplemented: Read as '0'											
bit 6-4	IC2IP<2:0>: Input Capture Channel 2 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•		lighest phon	ity interrupt)								
	•											
	• 001 - Interr	unt in priority 1										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 3	Unimplemented: Read as '0'											
bit 2-0	DMA0IP<2:0>: DMA Channel 0 Data Transfer Complete Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	001 = Interr	upt is priority 1										
		upt source is disa										

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		U1RXIP<2:0>		—		SPI1IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		SPI1EIP<2:0>		_		T3IP<2:0>					
bit 7				-	•		bit				
Legend:											
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'							
n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15	Unimplemented: Read as '0'										
bit 14-12	U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
		rupt is priority 1 rupt source is disa	bled								
	Unimplemented: Read as '0'										
	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
•	•										
		rupt is priority 1 rupt source is disa	bled								
	Unimplemented: Read as '0'										
	-	:0>: SPI1 Error Int		ity bits							
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
		rupt is priority 1 rupt source is disa	bled								
	Unimplemented: Read as '0'										
	-	Timer3 Interrupt F									
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Inter	rupt is priority 1									
		rupt source is disa									

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_	—		DMA1IP<2:0>	
bit 15	·						bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	10/00-1	U1TXIP<2:0>	10.00-0				
bit 7		AD1IP<2:0>				0117(11-2.0)	bi
Legend:							
R = Readabl		W = Writable b	oit		nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 7 bit 6-4	• • • • • • • • • • • • • • • • • • •	ot source is disa ted: Read as '0 ADC1 Convers	ibled ,	e Interrupt Prio	rity bits		
	• •	ot is priority 7 (h	ignest priori	ty interrupt)			
	• 001 = Interru 000 = Interru	ot is priority 1 ot source is disa	bled				
bit 3	000 = Interru						

REGISTER 6-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_		CNIP<2:0>			—	_	—			
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		MI2C1IP<2:0>	1011 0			SI2C1IP<2:0>				
bit 7						0.201	bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'				
n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 11-7	• • • 001 = Interi 000 = Interi Unimpleme	CNIP<2:0>: Change Notification Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0'								
bit 6-4	111 = Intern • • • • • •	:0>: I2C1 Master rupt is priority 7 (I rupt is priority 1 rupt source is disc	nighest priori	•	5					
bit 3	Unimpleme	ented: Read as ')'							
bit 2-0		: 0>: I2C1 Slave E rupt is priority 7 (I								

DS70286A-page 1	80
-----------------	----

U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 IC7IP<2:0> IC8IP<2:0> _ ____ bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 AD2IP<2:0> INT1IP<2:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 AD2IP<2:0>: ADC2 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 INT1IP<2:0>: External Interrupt 1 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

REGISTER 6-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		T4IP<2:0>		—		OC4IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		OC3IP<2:0>				DMA2IP<2:0>					
bit 7							bit				
Legend:											
R = Readable	bit	W = Writable b	it	U = Unimple	mented bit, rea	ad as '0'					
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own				
bit 15	-	ented: Read as '0									
bit 14-12		Timer4 Interrupt F	•								
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is disa	bled								
bit 11	Unimpleme	ented: Read as '0	,								
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits										
		rupt is priority 7 (h		-	-						
	•										
	•										
	001 = Inter	rupt is priority 1									
		rupt source is disa	bled								
bit 7	Unimpleme	ented: Read as '0	3								
bit 6-4	OC3IP<2:0	>: Output Compar	e Channel 3	3 Interrupt Prior	ity bits						
	111 = Inter	rupt is priority 7 (h	ighest priori	ity interrupt)							
	•										
	•										
	001 = Inter	rupt is priority 1									
		rupt source is disa	bled								
bit 3	Unimpleme	ented: Read as '0	,								
bit 2-0	DMA2IP<2	:0>: DMA Channe	l 2 Data Tra	Insfer Complete	e Interrupt Prio	ority bits					
	111 = Inter	rupt is priority 7 (h	ighest priori	ity interrupt)							
	•										
	•										
	001 = Inter	rupt is priority 1									
		rupt source is disa									

Γ	U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	_	1.7.4.4	U2TXIP<2:0>	1.7.44-0	<u> </u>	1.7.4.4	U2RXIP<2:0>	1000-0				
	bit 15	1	52.7.0			1	21.001 2.07	bit 8				
L												
	U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	—		INT2IP<2:0>		_		T5IP<2:0>					
	bit 7							bit 0				
г												
	Legend:	.,										
COM	R = Readable b		W = Writable t	bit	-	mented bit, rea						
	-n = Value at P	UR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own				
	bit 15	Unimpleme	ented: Read as '0	,								
	bit 14-12	-	>: UART2 Trans		ot Priority bits							
			upt is priority 7 (h									
		•										
		•										
			upt is priority 1									
			upt source is disa									
	bit 11	-	nted: Read as '0									
	bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
		•	upt is priority 7 (n	iignest priorii	ly interrupt)							
		•										
		•										
			upt is priority 1 upt source is disa	abled								
	bit 7		ented: Read as '0									
	bit 6-4	-	>: External Interru		bits							
			upt is priority 7 (h	•								
		•										
		•										
		001 = Interr	upt is priority 1									
		000 = Interr	upt source is disa	abled								
	bit 3	-	ented: Read as '0									
	bit 2-0		Timer5 Interrupt I	-								
		111 = Interr	upt is priority 7 (h	ighest priorit	ty interrupt)							
		•										
		•										
			upt is priority 1 upt source is disa	abled								

REGISTER 6-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		C1IP<2:0>		—		C1RXIP<2:0>					
bit 15							b				
		5444.0				5444.0	D 444 0				
U-0	R/W-1	R/W-0 SPI2IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 SPI2EIP<2:0>	R/W-0				
bit 7		01 1211 12.02				0112211 \$2.02	b				
Legend: R = Readable b	:+	M = Mritabla k	. :+		monted bit re-	ad aa '0'					
		W = Writable k	JIL	U = Unimpler							
n – Value at PC	JR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15	Unimpleme	ented: Read as '0)'								
	-	ECAN1 Event In		itv bits							
		rupt is priority 7 (h	•	•							
	•	aprio priority i (i	ingineer priori	ty interrupt)							
	•										
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
		•									
	Unimplemented: Read as '0'										
	C1RXIP<2:0>: ECAN1 Receive Data Ready Interrupt Priority bits										
	111 = Interr	rupt is priority 7 (h	nighest priori	ty interrupt)							
	•										
	•										
	001 = Interr	upt is priority 1									
		upt source is disa	abled								
bit 7	Unimpleme	ented: Read as '0)'								
bit 6-4	SPI2IP<2:0	>: SPI2 Event Int	errupt Priori	tv bits							
		upt is priority 7 (h	-	-							
	•		0 1	, ,							
	•										
	•										
		upt is priority 1 upt source is disa	abled								
		-									
	-	ented: Read as '0									
		0>: SPI2 Error In		•							
	• •	rupt is priority 7 (h	lignest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1									
		upt source is disa									

U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 IC4IP<2:0> IC5IP<2:0> _ ____ bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 IC3IP<2:0> DMA3IP<2:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 IC5IP<2:0>: Input Capture Channel 5 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 IC4IP<2:0>: Input Capture Channel 4 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC3IP<2:0>: Input Capture Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

REGISTER 6-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		OC7IP<2:0>		—		OC6IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		OC5IP<2:0>		—		IC6IP<2:0>					
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable b	it	U = Unimpler	mented bit, rea	ad as '0'					
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own				
bit 15	-	ented: Read as '0									
bit 14-12		>: Output Compar		-	ity bits						
	111 = Inter	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is disa	bled								
bit 11		ented: Read as '0									
bit 10-8	OC6IP<2:0>: Output Compare Channel 6 Interrupt Priority bits										
		rupt is priority 7 (h		-	,						
	•		0	, ,							
	•										
	• 001 - Intor	rupt in priority 1									
		rupt is priority 1 rupt source is disa	bled								
bit 7		ented: Read as '0									
bit 6-4	-	>: Output Compar		5 Interrupt Prior	ity bite						
		rupt is priority 7 (h		-							
	•		ignest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1	blad								
L:1 0		rupt source is disa									
bit 3	-	ented: Read as '0									
bit 2-0		: Input Capture C		-	Its						
		rupt is priority 7 (h	ignest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1									
		rupt source is disa	blad								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T6IP<2:0>		_		DMA4IP<2:0>	
bit 15							bit
		U-0	U-0		R/W-1	R/W-0	R/W-0
U-0	U-0	0-0	0-0	U-0	R/W-1	0C8IP<2:0>	R/W-U
bit 7						00011 (2.0)	bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 11 bit 10-8	Unimplemen DMA4IP<2:0	ot source is dis ted: Read as ' >: DMA Chann	^{0'} el 4 Data Tra	ansfer Complete	e Interrupt Priori	ty bits	
	• • • 001 = Interrup	ot is priority 7(ot is priority 1 ot source is dis		ity interrupt)			
bit 7-3	Unimplemen	ted: Read as '	0'				
bit 2-0		Output Compa ot is priority 7 (8 Interrupt Prior ity interrupt)	ity bits		

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		T8IP<2:0>		_		MI2C2IP<2:0>					
bit 15	I						bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		SI2C2IP<2:0>	1011 0	_		T7IP<2:0>	1011 0				
bit 7	ł						bit				
Legend:											
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, rea	d as '0'					
n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15	Unimpleme	ented: Read as '0	2								
bit 14-12	T8IP<2:0>:	Timer8 Interrupt	Priority bits								
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interr	upt source is disa	abled								
bit 11	Unimplemented: Read as '0'										
bit 10-8	MI2C2IP<2:0>: I2C2 Master Events Interrupt Priority bits										
	111 = Interr	upt is priority 7 (h	ighest priori	ity interrupt)							
	•										
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 7		ented: Read as '0									
bit 6-4		0>: I2C2 Slave E		upt Priority bits							
		upt is priority 7 (h									
	•		0 1	, I,							
	•										
		upt is priority 1 upt source is disa	abled								
bit 3		ented: Read as '0									
bit 2-0	-	Timer7 Interrupt									
		upt is priority 7 (h	•	ty interrupt)							
	•										
	•										
	•										
		upt is priority 1									

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		C2RXIP<2:0>				INT4IP<2:0>					
bit 15							bi				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		INT3IP<2:0>				T9IP<2:0>					
bit 7					•		bi				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'					
⊤n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown				
bit 15	Unimplem	ented: Read as '	0'								
bit 14-12	C2RXIP<2	::0>: ECAN2 Rece	eive Data Re	ady Interrupt P	riority bits						
	111 = Inte	rrupt is priority 7 (highest priori	ty interrupt)							
	•										
	•										
		rrupt is priority 1 rrupt source is dis	abled								
bit 11	Unimplem	ented: Read as '	0'								
bit 10-8	INT4IP<2:0>: External Interrupt 4 Priority bits										
		rrupt is priority 7 (
	•										
	•										
	001 = Inte	rrupt is priority 1									
		rrupt source is dis	abled								
bit 7	Unimplem	ented: Read as '	0'								
bit 6-4	INT3IP<2:	0>: External Interr	rupt 3 Priority	/ bits							
	111 = Inte	rrupt is priority 7 (highest priori	ty interrupt)							
	•										
	•										
	001 = Inte	rrupt is priority 1									
	000 = Inte	rrupt source is dis	abled								
bit 3	Unimplem	ented: Read as '	0'								
bit 2-0	T9IP<2:0>	: Timer9 Interrupt	Priority bits								
	111 = Inte	rrupt is priority 7 (highest priori	ty interrupt)							
	•										
	•										
		rrupt is priority 1									
		rrupt source is dis									

REGISTER 6-29: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

	-											
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
		DCIEIP<2:0>		—		_	—					
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0					
			<u> </u>		10,00-1	C2IP<2:0>	10.00-0					
bit 7						0211 2.0	bit C					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'						
4un – Value a	t POR	'1' = Bit is set		'0' = Bit is cle	x = Bit is unkr	nown						
			- 1									
bit 15	-	ented: Read as '										
bit 14-12		DCIEIP<2:0>: DCI Error Interrupt Priority bits										
	111 = Inter	111 = Interrupt is priority 7 (highest priority interrupt)										
	•											
	•											
	001 = Inter	rupt is priority 1										
	000 = Inter	rupt source is dis	abled									
bit 11-8	Unimplem	ented: Read as '	0'									
bit 7-3	Unimplem	ented: Read as '	0'									
bit 2-0	C2IP<2:0>	ECAN2 Event Ir	nterrupt Priori	ty bits								
	111 = Inter	rupt is priority 7 (highest priorif	ty interrupt)								
	•											
	•											
	• 001 = Inter	rupt is priority 1										

000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	_	_	—	_	—	_			
bit 15							bi			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		DMA5IP<2:0>		—		DCIIP<2:0>				
bit 7							b			
Legend:										
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'						
_™ n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15-8	Unimplemer	ited: Read as '0)'							
bit 7	Unimplemer	ited: Read as '0)'							
bit 6-4	DMA5IP<2:0>: DMA Channel 5 Data Transfer Complete Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	•	pt is priority 1								
		pt is priority 1 pt source is disa	ahled							
bit 3		ited: Read as '(
	-			hita						
bit 2-0		DCI Event Inter	-							
		pt is priority 7 (h	iignest priori	ty interrupt)						
	•									
	•									

001 = Interrupt is priority 1 000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
_	_		_	_		U2EIP<2:0>			
bit 15	·						bi		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_		U1EIP<2:0>		—	_	_	_		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable I	oit	U = Unimple	mented bit, rea	id as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
	111 = Interr • •	upt is priority 7 (f	nighest prior	ity interrupt)					
		rupt is priority 1 rupt source is disa	abled						
bit 7	Unimpleme	ented: Read as 'o)'						
bit 6-4	U1EIP<2:0>: UART1 Error Interrupt Priority bits								
	111 = Interr •	rupt is priority 7 (h	nighest prior	ity interrupt)					
	•								
	•								
		upt is priority 1 upt source is disa	abled						

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		C2TXIP<2:0>		—		C1TXIP<2:0>					
bit 15							bi				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		DMA7IP<2:0>		—		DMA6IP<2:0>					
bit 7							bi				
Legend:											
R = Readable b	bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'					
n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	Unimplemer	ted: Read as '	כ'								
bit 14-12	C2TXIP<2:0>	: ECAN2 Trans	smit Data Re	quest Interrupt	Priority bits						
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
		pt is priority 1									
	000 = Interru	pt source is dis	abled								
bit 11	Unimplemen	ited: Read as ') '								
	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits										
	111 = Interru	pt is priority 7 (I	highest priori	ty interrupt)							
	•										
	•										
		pt is priority 1									
		pt source is dis									
	-	ited: Read as '									
	DMA7IP<2:0>: DMA Channel 7 Data Transfer Complete Interrupt Priority bits										
	111 = Interru	pt is priority 7 (ł	highest priori	ty interrupt)							
	•										
	•										
	001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled								
		i ted: Read as '									
	DMA6IP<2:0>: DMA Channel 6 Data Transfer Complete Interrupt Priority bits										
		pt is priority 7 (I		-	·	5					
	•										
	•										
	001 = Interru										
	000 = Interru	pt source is dis	abled								

R-0	R/W-0	U-0	U-0	R-0	R-0	R-0	R-0				
_	_	—	_		ILR	<3:0>					
bit 15							bit				
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
_				VECNUM<6:0	>						
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable b	bit	U = Unimplemented bit, read as '0'							
±n. ⊤Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown					
bit 15-12	Unimplemer	nted: Read as '0	,								
bit 11-8	ILR: New CF	ILR: New CPU Interrupt Priority Level bits									
	1111 = CPU	Interrupt Priority	Level is 1	5							
	•										
	•										
		• 0001 = CPU Interrupt Priority Level is 1									
		Interrupt Priority									
bit 7		nted: Read as '0									
bit 6-0	-	-									
DIL 0-0		VECNUM: Vector Number of Pending Interrupt bits 0111111 = Interrupt Vector pending is number 135									
	0111111 = 1	nterrupt vector p	ending is r	iumper 135							
	•										
	•										
	0000001 = 	nterrupt Vector p	endina is r	umber 9							
		ntorrupt Voctor p	•								

0000000 = Interrupt Vector pending is number 8

6.4 Interrupt Setup Procedures

6.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are									
	initialized, such that all user interrupt									
	sources are assigned to priority level 4.									

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

6.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

6.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

6.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

www.DataSheet4U.com

7.0 DIRECT MEMORY ACCESS (DMA)

Note:	This data sheet summarizes the features
	of this group
	of dsPIC33FJXXXGPX06/X08/X10
	devices. It is not intended to be a compre-
	hensive reference source. To complement
	the information in this data sheet, refer to
	the "dsPIC33F Family Reference Manual"
	. Please refer to the Microchip web site
	(www.microchip.com) for the latest
	dsPIC33F Family Reference Manual
	sections.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore. does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJXXXGPX06/X08/X10 peripherals that can utilize DMA are listed in Table 7-1 along with their associated Interrupt Request (IRQ) numbers.

TABLE 7-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INT0	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
DCI	60
ECAN1 Reception	34

Peripheral	IRQ Number
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71


The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Word or byte sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- · Automatic or manual initiation of block transfers
- Each channel can select from 20 possible sources of data sources or destinations.

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.



7.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address Offset register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0					
CHEN	SIZE	DIR	HALF	NULLW	_	_	_					
bit 15	÷	·					bit					
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0					
	_	AMOD	E<1:0>			MODE	<1:0>					
bit 7							bit					
Legend:												
R = Readab		W = Writable		U = Unimplem		d as '0'						
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is clea	ired	x = Bit is unkn	own					
bit 15		nel Enable bit										
	1 = Channel 0 = Channel											
bit 14		ransfer Size bi	t									
	1 = Byte 0 = Word											
bit 13		r Direction bit (source/destin:	ation hus select)								
		DIR : Transfer Direction bit (source/destination bus select) 1 = Read from DMA RAM address, write to peripheral address										
				o DMA RAM add								
bit 12	HALF: Early	HALF: Early Block Transfer Complete Interrupt Select bit										
	1 = Initiate bl	1 = Initiate block transfer complete interrupt when half of the data has been moved										
	0 = Initiate bl	ock transfer co	mplete interru	pt when all of th	e data has be	een moved						
bit 11	NULLW: Nul	NULLW: Null Data Peripheral Write Mode Select bit										
			eral in additio	n to DMA RAM v	vrite (DIR bit	must also be clea	ar)					
	0 = Normal o											
bit 10-6	-	nted: Read as '										
bit 5-4			el Operating l	Mode Select bits								
	11 = Reserve											
		ral Indirect Ado r Indirect witho										
		r Indirect with F										
bit 3-2	•	nted: Read as '										
bit 1-0	-			ode Select bits								
					nsfer from/to	each DMA RAM	buffer)					
	10 = Continu	ous, Ping-Pong	g modes enab	led			,					
		ot, Ping-Pong										
	00 = Continu	ous, Ping-Pong	a modes disat	bled								

REGISTER 7-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

REGISTER 7-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
FORCE ⁽¹⁾	—	—	_	_	—	—	_
bit 15		•				•	bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
—	IRQSEL6(2)	IRQSEL5(2)	IRQSEL4 ⁽²⁾	IRQSEL3 ⁽²⁾	IRQSEL2 ⁽²⁾	IRQSEL1(2)	IRQSEL0(2)
bit 7							bit 0
Legend:							
$P = P_{aa} dable bit$ $W = W ritable bit$ $U = U nimplemented bit read as '0'$							

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 **FORCE:** Force DMA Transfer bit⁽¹⁾

1 = Force a single DMA transfer (Manual mode)

0 = Automatic DMA transfer initiation by DMA request

bit 14-7 Unimplemented: Read as '0'

bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits⁽²⁾

000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ

Note 1: The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

2: Please see Table 6-1 for a complete listing of IRQ numbers for all interrupt sources.

REGISTER 7-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				STA	<15:8>			
	bit 15							bit 8
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				STA	\<7:0>			
	bit 7							bit 0
	Legend:							
	R = Readable bit		W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
.DataSheet40.00	-n = Value at POR	l	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

REGISTER 7-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER B

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	= Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is ur			x = Bit is unkr	nown			

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

REGISTER 7-5: DMAxPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAE	0<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 7-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—	_	—	—	CNT<	9:8> ⁽²⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT	<7:0> ⁽²⁾			
bit 7							bit C
Legend:							
R = Readable bit W = Write		W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		0' = Bit is cleared x = Bit is unknown			nown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0			
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL			
bit 15		·		·			bi			
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0			
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL			
bit 7							bi			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
rn = Value at F	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
bit 15	PWCOL7: C	hannel 7 Periph	eral Write Co	llision Flag bit						
		lision detected								
		collision detecte								
bit 14		hannel 6 Periph	eral Write Co	llision Flag bit						
		Vrite collision detected Io write collision detected								
hit 12				Iliaion Elaa h ^{it}						
bit 13		hannel 5 Periph lision detected		insion riag bit						
		collision detected	ed							
bit 12	PWCOL4: Channel 4 Peripheral Write Collision Flag bit									
	1 = Write collision detected									
	0 = No write collision detected									
bit 11	PWCOL3: Channel 3 Peripheral Write Collision Flag bit									
		lision detected								
		collision detecte								
bit 10		hannel 2 Periph	eral Write Co	llision Flag bit						
	1 = Write collision detected 0 = No write collision detected									
hit 0				llision Elas hit						
bit 9		hannel 1 Periph lision detected	erai write Co	insion Flag bit						
		collision detected	ed							
bit 8	PWCOL0: Channel 0 Peripheral Write Collision Flag bit									
		lision detected								
	0 = No write	collision detecte	ed							
bit 7	XWCOL7: C	hannel 7 DMA F	RAM Write Co	llision Flag bit						
	1 = Write collision detected									
hit 6	0 = No write collision detected									
		/COL6: Channel 6 DMA RAM Write Collision Flag bit Write collision detected								
		collision detected	ed							
bit 5	XWCOL5: C	hannel 5 DMA F	RAM Write Co	Ilision Flag bit						
		lision detected								
	0 = No write	collision detecte	ed							
bit 4	XWCOL4· C	hannel 4 DMA F	RAM Write Co	llision Flag bit						
DIL 4				inclose rag bit						

REGISTER 7-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

ww.DataSheet4U.com

REGISTER	7-8: DMAC	S1: DMA CO	NTROLLER	R STATUS RE	GISTER 1						
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1				
		_	_		LSTC	H<3:0>					
bit 15							bit				
R-0 PPST7	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0				
bit 7							bi				
Legend:											
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15-12	Unimplemen	ted: Read as ')'								
bit 11-8	LSTCH<3:0>	: Last DMA Cha	annel Active I	bits							
		MA transfer has	s occurred sir	nce system Res	set						
	1110-1000 =	Reserved data transfer wa		appel 7							
		0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5									
		0100 = Last data transfer was by DMA Channel 4									
	0011 = Last c	0011 = Last data transfer was by DMA Channel 3									
	0010 = Last data transfer was by DMA Channel 2										
	0001 = Last data transfer was by DMA Channel 1										
	0000 = Last data transfer was by DMA Channel 0										
bit 7	PPST7: Channel 7 Ping-Pong Mode Status Flag bit										
		B register selec A register selec									
bit 6	PPST6: Chan	nel 6 Ping-Pon	g Mode Statu	is Flag bit							
		3 register selec A register selec									
bit 5	PPST5: Chan	nel 5 Ping-Pon	g Mode Statu	is Flag bit							
	1 = DMA5STE	B register selec	ted	Ū							
bit 4		•		is Flag bit							
	PPST4: Channel 4 Ping-Pong Mode Status Flag bit 1 = DMA4STB register selected 0 = DMA4STA register selected										
bit 3		-		is Flag bit							
	PPST3: Channel 3 Ping-Pong Mode Status Flag bit 1 = DMA3STB register selected 0 = DMA3STA register selected										
bit 2		-		ıs Flaq bit							
	PPST2: Channel 2 Ping-Pong Mode Status Flag bit 1 = DMA2STB register selected 0 = DMA2STA register selected										
bit 1		inel 1 Ping-Pon		is Flag bit							
-	1 = DMA1STE	B register selec A register selec	ted								
bit 0	PPST0: Chan	-		is Flag bit							

	DOAL						
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD)R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		t	U = Unimplemented bit, read as '0'				
n = Value at POF	ર	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown			own	

REGISTER 7-9: DSADR: MOST RECENT DMA RAM ADDRESS

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

8.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F Family Reference Manual". Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

www.DataSheet4U.conThe dsPIC33FJXXXGPX06/X08/X10 oscillator system provides:

> Various external and internal oscillator options as clock sources

- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 8-1.




FIGURE 8-1: dsPIC33FJXXXGPX06/X08/X10 OSCILLATOR SYSTEM DIAGRAM

8.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33FJXXXGPX06/X08/X10:

- FRC Oscillator
- · FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

8.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 2. HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal in the range of 0.8 MHz to 64 MHz. The external clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 8.1.3 "PLL Configuration**".

8.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 21.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) Fosc is divided by 2 to generate the device instruction clock (FcY). FcY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJXXXGPX06/X08/X10 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 8-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 8-2: Fosc CALCULATION

 $FOSC = FIN* \left(\frac{M}{N1*N2}\right)$

EQUATION 8-3:

XT WITH PLL MODE

EXAMPLE

FCY = $\frac{\text{Fosc}}{2} = \frac{1}{2} \left(\frac{1000000*32}{2*2} \right) = 40 \text{ MIPS}$

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz range needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

is 80/2 = 40 MIPS.






TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

REGISTER 8-	-1: OSCC	ON: OSCILL	ATOR CONT	ROL REGIS	TER		
U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
—		COSC<2:0>		—		NOSC<2:0>	
bit 15							bit 8
R/W-0	U-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
CLKLOCK		LOCK	—	CF		LPOSCEN	OSWEN
bit 7							bit
Legend:		v = Value set	from Configur	ation bits on P	OR		
R = Readable	bit	W = Writable	•		nented bit, rea	d as 'O'	
-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	0.4/0
		1 - Dit 13 Set			aleu		Own
bit 15	Unimplemen	ted: Read as ')'				
bit 14-12	COSC<2:0>:	Current Oscilla	tor Selection	bits (read-only)		
		C oscillator (FF					
		C oscillator (FF					
		y oscillator (XT					
		y oscillator (XT		PLL			
		dary oscillator (ower RC oscilla					
		C oscillator (FF		e-bv-16			
		C oscillator (FF					
bit 11	Unimplemented: Read as '0'						
bit 10-8	NOSC<2:0>: New Oscillator Selection bits						
	000 = Fast R	C oscillator (FF	RC)				
		C oscillator (FF					
		y oscillator (XT					
		y oscillator (XT		PLL			
		dary oscillator (ower RC oscilla					
		C oscillator (FF		e-by-16			
		C oscillator (FF					
bit 7	CLKLOCK: (Clock Lock Ena	ble bit				
		M0 = 1), then c					
		M0 = 0), then c					
		d PLL selection		ed, configurati	ons may be m	odified	
bit 6	-	ited: Read as '					
bit 5		ock Status bit (
		s that PLL is in I s that PLL is ou				l is disabled	
bit 4		ited: Read as '					
bit 3	-	il Detect bit (rea		plication)			
		as detected clo		p			
		as not detected					
bit 2	Unimplemen	ted: Read as ')'				
bit 1	-	Secondary (LP)		able bit			
		econdary oscill					
		secondary oscil					
bit 0	OSWEN: Os	-					
		oscillator switc		specified by N	OSC<2:0> bits	8	

REGISTER	8-2: CLK	DIV: CLOCK DI	VISOR RE	GISTER			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>	
bit 15							bit
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	OST<1:0>	_			PLLPRE<4:0>	-	
bit 7							bit
Lonordi			ino no Constinu	ration bits on D			
Legend: R = Readabl	a hit	-	-	ration bits on P			
R = Readable -n = Value at		W = Writable k '1' = Bit is set	אנ	'0' = Bit is clea	nented bit, read	x = Bit is unkn	014/0
	FUR	I – Dit is set			areu		UWII
bit 15	1 = Interrup	ver on Interrupt bit ots will clear the D ots have no effect	OZEN bit a		r clock/periphe	ral clock ratio is	set to 1:1
bit 14-12	DOZE<2:0>	-: Processor Cloc	k Reduction	Select bits			
	001 = Fcy/2 010 = Fcy/2 011 = Fcy/2 100 = Fcy/2 101 = Fcy/2 110 = Fcy/2 111 = Fcy/2	4 8 (default) 16 32 64					
bit 11	DOZEN: DOZE Mode Enable bit ⁽¹⁾						
		<2:0> field specifie sor clock/periphe			pheral clocks a	and the processo	or clocks
bit 10-8	000 = FRC 001 = FRC 010 = FRC 011 = FRC 100 = FRC 101 = FRC 110 = FRC	divide by 4		or Postscaler bit	5		
bit 7-6		:1:0>: PLL VCO (Dutput Divide	er Select bits (al	so denoted as	'N2', PLL postso	aler)
	00 = Outpu 01 = Outpu 10 = Resen 11 = Outpu	t/2 t/4 (default) ved					
bit 5	Unimpleme	ented: Read as '0)'				
bit 4-0		: 0>: PLL Phase E put/2 (default) put/3	Detector Inpu	ıt Divider bits (a	lso denoted as	'N1', PLL presc	aler)
	• 11111 = Inj	put/33					

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

REGISTER 8	-3: PLLF	BD: PLL FEE	DBACK DI	ISOR REGIS	TER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾
—	_	—	_	—	_	—	PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLC	0IV<7:0>			
bit 7							bit (
Legend:							
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unl	known

bit 15-9 Unimplemented: Read as '0'

bit 8-0

PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier)

```
000000000 = 2
00000001 = 3
00000010 = 4
000110000 = 50 (default)
٠
```

111111111 = 513

REGISTER 8-4	: OSC	TUN: FRC OS	CILLATOR	TUNING REG	ISTER			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—		_	_	—	—	—	_	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	
bit 7	bit 7						bit 0	
Legend:								
R = Readable bit W = Writable b		bit	U = Unimplemented bit, read as '0'					
n = Value at PO	⊤n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

15-6 5-0	Unimplemented: Read as '0' TUN<5:0>: FRC Oscillator Tuning bits 011111 = Center frequency + 11.625% 011110 = Center frequency + 11.25% (8.23 MHz)
	• 000001 = Center frequency + 0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal) 111111 = Center frequency – 0.375% (7.345 MHz) •
	100001 = Center frequency – 11.625% (6.52 MHz) 100000 = Center frequency – 12% (6.49 MHz)

bit bit

8.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, dsPIC33FJXXXGPX06/X08/X10 devices have a safe-guard lock built into the switch process.

Note:	Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Config- uration bits. While an application can
J.com	switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

8.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 21.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- 1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

8.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

9.0 POWER-SAVING FEATURES

Note:	This data sheet summarizes the features								
	of this group								
	of dsPIC33FJXXXGPX06/X08/X10								
	devices. It is not intended to be a compre-								
	hensive reference source. To complement								
	the information in this data sheet, refer to								
	the "dsPIC33F Family Reference Manual".								
	Please refer to the Microchip web site								
	(www.microchip.com) for the latest								
	dsPIC33F Family Reference Manual								
	sections.								

The dsPIC33FJXXXGPX06/X08/X10 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJXXXGPX06/X08/X10 devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

dsPIC33FJXXXGPX06/X08/X10 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSC-CON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0 "Oscillator Configuration"**.

9.2 Instruction-Based Power-Saving Modes

dsPIC33FJXXXGPX06/X08/X10 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

9.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled.
- Any form of device Reset.
- A WDT time-out.

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

9.2.2 IDLE MODE

Idle mode has these features:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

10.0 I/O PORTS

Note:	This data sheet summarizes the features								
	of this group								
	of dsPIC33FJXXXGPX06/X08/X10								
	devices. It is not intended to be a compre-								
	hensive reference source. To complement								
	the information in this data sheet, refer to								
	the "dsPIC33F Family Reference Manual".								
	Please refer to the Microchip web site								
	(www.microchip.com) for the latest								
	dsPIC33F Family Reference Manual								
	sections.								

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

Note: The voltage on a digital input pin can be between -0.3V to 5.6V.




FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE

10.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. (The open-drain I/O feature is not supported on pins which have analog functionality multiplexed on the pin.) The maximum open-drain voltage allowed is the same as the maximum VIH specification. The open-drain output feature is supported for both port pin and peripheral configurations.

10.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the ADC port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, WO	; Configure PORTB<15:8> as inputs
MOV	WO, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

10.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

10.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJXXXGPX06/X08/X10 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

11.0 TIMER1

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F Family Reference Manual". Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter

Timer1 also supports these features:

- · Timer gate operation
- · Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes

• Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.




FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON	0-0	TSIDL	0-0	0-0	0-0	0-0	0-0				
bit 15	_	TSIDL	_	_		_					
DIL 15											
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
_	TGATE	TCKP	S<1:0>	_	TSYNC	TCS	—				
bit 7											
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cl		x = Bit is unkn	own				
LLCOM											
bit 15	TON: Timer1	On bit									
	1 = Starts 16-										
	0 = Stops 16-										
bit 14	-	ted: Read as									
bit 13		in Idle Mode bi									
		module opera		device enters le	ale mode						
bit 12-7		ted: Read as									
bit 6	-	er1 Gated Time		on Enable bit							
	When T1CS :	<u>= 1:</u>									
	This bit is ign										
	When T1CS :	<u>= 0:</u> ne accumulatio	n anablad								
		ne accumulatio									
bit 5-4		Timer1 Input		le Select bits							
	11 = 1:256	·									
	10 = 1:64										
	01 = 1:8 00 = 1:1										
bit 3		ted: Read as	0'								
bit 2	-			nchronization S	elect bit						
	When TCS =		.).		-						
		ize external cl									
	-	nchronize exte	ernal clock inp	out							
	When TCS = This bit is ign										
bit 1	-	Clock Source	Select bit								
		clock from pin		rising edge)							
	0 = Internal c		(0 - 0 - /							

12.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F Family Reference Manual"*. Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter
- They also support these features:
- Timer Gate Operation
- Selectable Prescaler Settings
- · Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 12-1. T3CON, T5CON, T7CON and T9CON are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON, T5CON, T7CON and T9CON control bits are ignored. Only T2CON, T4CON, T6CON and T8CON control bits are used for setup and control. Timer2, Timer4, Timer6 and Timer8 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3, Timer5, Ttimer7 and Timer9 interrupt flags.

To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.


The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.


To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 12-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 12-2.

Note: Only Timer2 and Timer3 can trigger a DMA data transfer.





R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	—	TSIDL		—	_	—	_
bit 15							b
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
	TGATE	TCKPS	S<1:0>	T32 ⁽¹⁾		TCS	
bit 7							b
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	TON: Timerx When T32 = 1 = Starts 32 0 = Stops 32 When T32 = 1 = Starts 16 0 = Stops 16	<u>1:</u> -bit Timerx/y -bit Timerx/y <u>0:</u> -bit Timerx					
bit 14	•	nted: Read as '	0'				
bit 13	TSIDL: Stop	in Idle Mode bit	İ				
		ue module ope module operat		device enters Idl ode	le mode		
bit 12-7	Unimpleme	nted: Read as '	0'				
bit 6	-	erx Gated Time	Accumulatio	n Enable bit			
		nored.					
bit 5-4	TCKPS<1:0 : 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	>: Timerx Input	Clock Presca	ale Select bits			
bit 3	1 = Timerx a	ïmer Mode Sele nd Timery form nd Timery act a	a single 32-b				
bit 2	Unimpleme	nted: Read as '	0'				
bit 1		Clock Source S clock from pin T clock (FCY)		rising edge)			
		(-)					

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	_	TSIDL ⁽¹⁾	—	_	_	_	—
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
_	TGATE ⁽¹⁾		<1:0> ⁽¹⁾	—	_	TCS ⁽¹⁾	_
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	TON: Timery 1 = Starts 16- 0 = Stops 16-	-bit Timery -bit Timery	0'				
bit 14	Unimplemer	nted: Read as '	0'				
bit 13		in Idle Mode bi					
		ue module ope module operat		device enters Idl ode	le mode		
bit 12-7	Unimplemer	nted: Read as '	0'				
bit 6	<u>When TCS =</u> This bit is ign <u>When TCS =</u> 1 = Gated tin	ored.	n enabled	on Enable bit ⁽¹⁾			
bit 5-4	TCKPS<1:0> 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	Timer3 Input	Clock Presc	ale Select bits ⁽¹⁾			
bit 3-2	Unimplemer	nted: Read as '	0'				
bit 1	TCS: Timery	Clock Source S	Select bit ⁽¹⁾				
	1 = External o 0 = Internal o	clock from pin ⁻ clock (FCY)	TyCK (on the	rising edge)			

Note 1: When 32-bit operation is enabled (T2CON<3> = 1), these bits have no effect on Timery operation; all timer functions are set through T2CON.

NOTES:

vww.DataSheet4U.com

13.0 INPUT CAPTURE

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F Family Reference Manual"*. Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJXXXGPX06/X08/X10 devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- Simple Capture Event modes

 Capture timer value on every falling edge of
 input at ICx pin
 - -Capture timer value on every rising edge of input at ICx pin


- Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes
 - -Capture timer value on every 4th rising edge of input at ICx pin
 - -Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to 1 (ICI<1:0> = 00).



13.1 Input Capture Registers

REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
_		ICSIDL	_	_	_	_	_		
it 15						· ·	bit		
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0		
ICTMR ⁽¹⁾	ICI	<1:0>	ICOV	ICBNE		ICM<2:0>			
oit 7							bit		
egend:									
R = Readable		W = Writable		U = Unimplem					
n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	own		
oit 15-14	-	nted: Read as							
bit 13	-	ut Capture Mod	-						
		oture module w		Idle mode	Idle mode				
oit 12-8		nted: Read as							
pit 7	-	It Capture Time							
	-	ontents are cap							
		ontents are cap							
oit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits								
		ot on every four							
		ot on every third	•						
		ot on every second ot on every cap		rent					
oit 4	-	Capture Overflo		bit (read-only)					
	-	oture overflow c	-						
		capture overflo							
oit 3	ICBNE: Inpu	it Capture Buffe	r Empty Statu	s bit (read-only)	1				
				ast one more ca	apture value c	an be read			
		oture buffer is e							
oit 2-0		nput Capture M							
		·				ep or Idle mode			
	•	d (module disal		control bits are i		.)			
		e mode, every		ge					
		re mode, every		e					
		re mode, every							
		re mode, every re mode, every		nd falling)					
				pt generation for	or this mode.)				
	•	apture module		-	,				



14.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F Family Reference Manual"*. Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

14.1 Setup for Single Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

To generate a single output pulse, the following steps are required (these steps assume timer source is initially turned off but this is not a requirement for the module operation):

- Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in steps 2 and 3 above into the Output Compare register, OCxR, and the Output Compare Secondary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to value equal to or greater than value in OCxRS, the Output Compare Secondary register.
- Set the OCM bits to '100' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- Set the TON (TyCON<15>) bit to '1', which enables the compare time base to count.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the incrementing timer, TMRy, matches the Output Compare Secondary register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit is set, which will result in an interrupt if it is enabled, by setting the OCxIE bit. For further information on peripheral interrupts, refer to Section 6.0 "Interrupt Controller".
- 10. To initiate another single pulse output, change the Timer and Compare register settings, if needed, and then issue a write to set the OCM bits to '100'.

Disabling and re-enabling of the timer, and clearing the TMRy register, are not required but may be advantageous for defining a pulse from a known event time boundary.

The output compare module does not have to be disabled after the falling edge of the output pulse. Another pulse can be initiated by rewriting the value of the OCxCON register.

14.2 Setup for Continuous Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to `101', the selected output compare channel initializes the OCx pin to the low state and generates output pulses on each and every compare match event.

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required (these steps assume timer source is initially turned off but this is not a requirement for the module operation):

- Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse, based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in step 2 and 3 above into the Output Compare register, OCxR, and the Output Compare Secondary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to a value equal to or greater than value in OCxRS, the Output Compare Secondary register.
- 6. Set the OCM bits to '101' and the OCTSEL bit to the desired timer source. The OCx pin state will now be driven low.
- Enable the compare time base by setting the TON (TyCON<15>) bit to '1'.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the compare time base, TMRy, matches the Output Compare Secondary register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin.
- 10. As a result of the second compare match event, the OCxIF interrupt flag bit is set.
- 11. When the compare time base and the value in its respective Timer Period register match, the TMRy register resets to 0x0000 and resumes counting.
- 12. Steps 8 through 11 are repeated and a continuous stream of pulses is generated, indefinitely. The OCxIF flag is set on each OCxRS-TMRy compare match event.

14.3 Pulse-Width Modulation Mode

The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected Timer Period register (PRy).
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OxCR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 5. Configure the output compare module for one of used two PWM operation modes by writing to the Out
 - put Compare Mode bits, OCM<2:0> (OCxCON<2:0>).
- 6. Set the TMRy prescale value and enable the time base by setting TON = 1 (TxCON<15>).
- Note: The OCxR register should be initialized before the output compare module is first enabled. The OCxR register becomes a read-only duty cycle register when the module is operated in the PWM modes. The value held in OCxR will become the PWM duty cycle for the first PWM period. The contents of the Output Compare Secondary register, OCxRS, will not be transferred into OCxR until a time base period match occurs.

14.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 14-1:

EQUATION 14-1: CALCULATING THE PWM PERIOD

PWM Period = $[(PRy) + 1] \cdot TCY \cdot (Timer Prescale Value)$ where:

PWM Frequency = 1/[PWM Period]

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of eight time base cycles.

14.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include:

- If the Output Compare register, OCxR, is loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (Timer Period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

bits

See Example 14-1 for PWM mode timing details. Table 14-1 shows example PWM frequencies and resolutions for a device operating at 10 MIPS.

EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION

Maximum PWM Resolution (bits) = $\frac{\log_{10} \left(\frac{F_{CY}}{F_{PWM}} \right)}{\log_{10}(2)}$

EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS

1 Find the Timer Period register value for a desired PWM frequency that is 52.08 kHz, where FCY = 16 MHz and a Timer2 prescaler setting of 1:1. TCY = 62.5 nsPWM Period = 1/PWM Frequency = 1/52.08 kHz = $19.2 \mu s$ PWM Period = $(PR2 + 1) \cdot TCY \cdot (Timer2 Prescale Value)$ 19.2 µs $= (PR2 + 1) \cdot 62.5 \text{ ns} \cdot 1$ PR2 = 306 2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: PWM Resolution = $\log_{10}(FCY/FPWM)/\log_{10}2)$ bits (log₁₀(16 MHz/52.08 kHz)/log₁₀2) bits =

= 8.3 bits

TABLE 14-1:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz)

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5


TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (FCY = 16 MHz)

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

TABLE 14-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MIPS (Fcy = 40 MHz)

PWM Frequency	76 Hz	610 Hz	1.22 Hz	9.77 kHz	39 kHz	313 kHz	1.25 MHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

FIGURE 14-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



Note: Only OC1 and OC2 can trigger a DMA data transfer.

The corresponding TRISx bits must be cleared to configure the associated I/O pins as OC outputs.

14.4 Output Compare Register

REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	—	OCSIDL		—	_	—	_
bit 15	•			· ·			bit 8
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	OCFLT	OCTSEL ⁽¹⁾		OCM<2:0>	
bit 7							bit (
Legend:		HC = Cleared ir	n Hardware	HS = Set in H	ardware		
R = Readab	ole bit	W = Writable bi	t	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 12-5 bit 4	0 = Output C Unimplemen OCFLT: PWN 1 = PWM Fau 0 = No PWM	ompare x will hal ompare x will con nted: Read as '0' A Fault Condition ult condition has Fault condition h hly used when O	ntinue to oper of Status bit occurred (cleanas occurred	ate in CPU Idle ared in HW only			
bit 3	1 = Timer3 is	tput Compare Ti the clock source the clock source	e for Compare	×			
bit 2-0	111 = PWM 110 = PWM 101 = Initializ 100 = Initializ 011 = Compa 010 = Initializ 001 = Initializ	Output Compare mode on OCx, F mode on OCx, F ze OCx pin Iow, g ze OCx pin Iow, g are event toggles ze OCx pin high, ze OCx pin Iow, c t compare chann	ault pin enable ault pin disabl generate conti generate single s OCx pin compare even compare even	ed led nuous output pu e output pulse o nt forces OCx pi	n OCx pin n low	pin	

Note 1: Refer to the device data sheet for specific time bases available to the output compare module.

15.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F Family Reference Manual"*. Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.
- www.DataSheet4U.con^Ahe Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, ADC, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].
 - Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output), and SSx (active low slave select).

In Master mode operation, SCK is a clock output but in Slave mode, it is a clock input.

A series of eight (8) or sixteen (16) clock pulses shift out bits from the SPIxSR to SDOx pin and simultaneously shift in data from SDIx pin. An interrupt is generated when the transfer is complete and the corresponding interrupt flag bit (SPI1IF or SPI2IF) is set. This interrupt can be disabled through an interrupt enable bit (SPI1IE or SPI2IE).

The receive operation is double-buffered. When a complete byte is received, it is transferred from SPIxSR to SPIxBUF.

If the receive buffer is full when new data is being transferred from SPIxSR to SPIxBUF, the module will set the SPIROV bit indicating an overflow condition. The transfer of the data from SPIxSR to SPIxBUF will not be completed and the new data will be lost. The module will not respond to SCL transitions while SPIROV is '1', effectively disabling the module until SPIxBUF is read by user software.

Transmit writes are also double-buffered. The user writes to SPIxBUF. When the master or slave transfer is completed, the contents of the shift register (SPIxSR) are moved to the receive buffer. If any transmit data has been written to the buffer register, the contents of the transmit buffer are moved to SPIxSR. The received data is thus placed in SPIxBUF and the transmit data in SPIxSR is ready for the next transfer.

Note:	Both the transmit buffer (SPIxTXB) and
	the receive buffer (SPIxRXB) are mapped
	to the same register address, SPIxBUF.
	Do not perform read-modify-write opera-
	tions (such as bit-oriented instructions) on
	the SPIxBUF register.

To set up the SPI module for the Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSn register.
 - b) Set the SPIxIE bit in the respective IECn register.
 - c) Write the SPIxIP bits in the respective IPCn register to set the interrupt priority.
- 2. Write the desired settings to the SPIxCON register with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.


To set up the SPI module for the Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSn register.
 - b) Set the SPIxIE bit in the respective IECn register.
 - c) Write the SPIxIP bits in the respective IPCn register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

The SPI module generates an interrupt indicating completion of a byte or word transfer, as well as a separate interrupt for all SPI error conditions.

Note: Both SPI1 and SPI2 can trigger a DMA data transfer. If SPI1 or SPI2 is selected as the DMA IRQ source, a DMA transfer occurs when the SPI1IF or SPI2IF bit gets set as a result of an SPI1 or SPI2 byte or word transfer.

FIGURE 15-1: SPI MODULE BLOCK DIAGRAM






FIGURE 15-3: SPI MASTER, FRAME MASTER CONNECTION DIAGRAM





FIGURE 15-4: SPI MASTER, FRAME SLAVE CONNECTION DIAGRAM



© 2007 Microchip Technology Inc.





FIGURE 15-6: SPI SLAVE, FRAME SLAVE CONNECTION DIAGRAM



EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED

 $FSCK = \frac{FCY}{Primary Prescaler * Secondary Prescaler}$

TABLE 15-1: SAMPLE SCKx FREQUENCIES

Fcy = 40 MHz	Secondary Prescaler Settings						
FCY - 40 MHZ	1:1	2:1	4:1	6:1	8:1		
Primary Prescaler Settings	1:1	Invalid	Invalid	10000	6666.67	5000	
	4:1	10000	5000	2500	1666.67	1250	
	16:1	2500	1250	625	416.67	312.50	
	64:1	625	312.5	156.25	104.17	78.125	
Fcy = 5 MHz							
Primary Prescaler Settings	1:1	5000	2500	1250	833	625	
	4:1	1250	625	313	208	156	
	16:1	313	156	78	52	39	
	64:1	78	39	20	13	10	

Note: SCKx frequencies shown in kHz.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
SPIEN		SPISIDL	_	—	_	_	_					
bit 15							bi					
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0					
	SPIROV		—			SPITBF	SPIRBF					
bit 7							bi					
Legend:		C = Clearable	hit									
R = Readabl	e hit	W = Writable t		II – I Inimpler	mented bit, read	1 26 (0)						
-n = Value at		'1' = Bit is set	Л	'0' = Bit is cle		x = Bit is unkr						
bit 15	SPIEN: SPIX	Enable bit										
		$1 = \text{Enables module and configures SCKx, SDOx, SDIx and \overline{\text{SSx}} as serial port pins$										
	0 = Disables			.,								
bit 14	Unimplemer	ted: Read as '0)'									
bit 13	SPISIDL: Sto	p in Idle Mode b	oit									
	1 = Discontinue module operation when device enters Idle mode											
	0 = Continue	module operation	on in Idle mo	ode								
bit 12-7	Unimplemer	ted: Read as 'C)'									
bit 6	SPIROV: Receive Overflow Flag bit											
	1 = A new byte/word is completely received and discarded. The user software has not read the											
	previous data in the SPIxBUF register. 0 = No overflow has occurred											
bit 5-2		ited: Read as 'C										
bit 1	-			s bit								
	SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not yet started, SPIxTXB is full											
	0 = Transmit	0 = Transmit started, SPIxTXB is empty										
Automatically set in hardware when CPU writes SPIxBUF location, I												
	Automatically cleared in hardware when SPIx module transfers data from SPIxTXB t											
	,		SPIRBF: SPIx Receive Buffer Full Status bit									
bit 0	SPIRBF: SPI			bit								
bit 0	SPIRBF: SPI 1 = Receive	complete, SPIxF	RXB is full									
bit 0	SPIRBF: SPI 1 = Receive (0 = Receive i		RXB is full SPIxRXB is	empty								

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
0-0	0-0	0-0	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾			
 bit 15			DISSOR	013300	MODEIO	SIVIE	bi			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>			
bit 7							bi			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
J.com										
bit 15-13	Unimplemen	ted: Read as '	0'							
bit 12			•	er modes only)						
		PI clock is disa		ctions as I/O						
L:1 4 4		PI clock is ena								
bit 11	DISSDO: Disa	•		functions as I/O						
		is controlled b								
bit 10		rd/Byte Comm	-	ect bit						
	1 = Communi	cation is word-	wide (16 bits)							
		cation is byte-								
bit 9	SMP: SPIx Data Input Sample Phase bit									
	<u>Master mode:</u> 1 = Input data		nd of data out	nut time						
	 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time 									
	Slave mode:									
1.1.0				in Slave mode.						
bit 8	CKE: SPIx CI			on from active (clock state to IdI	e clock state (s	see hit 6)			
					ck state to activ					
bit 7	SSEN: Slave	-				,	,			
	1 = <u>SSx</u> pin u	sed for Slave r	node							
	0 = SSx pin n	ot used by mo	dule. Pin cont	rolled by port fu	inction.					
bit 6		olarity Select I								
				ve state is a lov e state is a higł						
bit 5		ter Mode Enab								
bit 0	1 = Master me									
	0 = Slave mo	de								
bit 4-2	SPRE<2:0>: 3			aster mode)						
		lary prescale 1								
	110 = Second	lary prescale 2	2:1							
	•									
	• 000 = Second	ary prescale 8	3:1							
bit 1-0	PPRE<1:0>:			er mode)						
	11 = Primary	-								
	10 = Primary	prescale 4:1								
	01 = Primary 00 = Primary									

SPI modes (FRMEN = 1).

REGISTER ²	15-3: SPIxC	ON2: SPIx C		EGISTER 2			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	—	—	—	—	_
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
_	_	_	_	_	_	FRMDLY	_
bit 7						1	bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
_⊓ n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	1 = Framed S	med SPIx Supp SPIx support en SPIx support dis	abled (SSx p	in used as fram	ne sync pulse in	put/output)	
bit 14	SPIFSD: Frai	me Sync Pulse	Direction Cor	ntrol bit			
	•	nc pulse input (nc pulse output	. ,				
bit 13	FRMPOL: Fra	ame Sync Pulse	e Polarity bit				
		nc pulse is acti nc pulse is acti					
bit 12-2	Unimplemen	ted: Read as '	- '				

bit 12-2 Unimplemented: Read as '0'

bit 1 FRMDLY: Frame Sync Pulse Edge Select bit

1 = Frame sync pulse coincides with first bit clock

0 = Frame sync pulse precedes first bit clock

bit 0 **Unimplemented:** This bit must not be set to '1' by the user application.

NOTES:

vww.DataSheet4U.com

16.0 INTER-INTEGRATED CIRCUIT (I²C)

- Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F Family Reference Manual"*. Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.
- The Inter-Integrated Circuit (l^2C) module provides complete hardware support for both Slave and Multi-Master modes of the l^2C serial communication standard, with a 16-bit interface.

The dsPIC33FJXXXGPX06/X08/X10 devices have up to two I²C interface modules, denoted as I2C1 and I2C2. Each I²C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I^2C module 'x' (x = 1 or 2) offers the following key features:

- I²C interface supporting both master and slave operation.
- I²C Slave mode supports 7 and 10-bit address.
- I²C Master mode supports 7 and 10-bit address.
- I²C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation; detects bus collision and will arbitrate accordingly.

16.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The I^2C module can operate either as a slave or a master on an I^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7 or 10-bit address

For details about the communication sequence in each of these modes, please refer to the "*dsPIC33F Family Reference Manual*".

16.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

16.3 I²C Interrupts

The I²C module generates two interrupt flags, MI2CxIF (I²C Master Events Interrupt Flag) and SI2CxIF (I²C Slave Events Interrupt Flag). A separate interrupt is generated for all I²C error conditions.


16.4 Baud Rate Generator

In I²C Master mode, the reload value for the BRG is located in the I2CxBRG register. When the BRG is loaded with this value, the BRG counts down to '0' and stops until another reload has taken place. If clock arbitration is taking place, for instance, the BRG is reloaded when the SCLx pin is sampled high.

As per the I²C standard, FSCL may be 100 kHz or 400 kHz. However, the user can specify any baud rate up to 1 MHz. I2CxBRG values of '0' or '1' are illegal.

EQUATION 16-1: SERIAL CLOCK RATE

$$I2CxBRG = \left(\frac{FCY}{FSCL} - \frac{FCY}{10,000,00}\right) - 1$$



16.5 I²C Module Addresses

The I2CxADD register contains the Slave mode addresses. The register is a 10-bit register.

If the A10M bit (I2CxCON<10>) is '0', the address is interpreted by the module as a 7-bit address. When an address is received, it is compared to the 7 Least Significant bits of the I2CxADD register.

If the A10M bit is '1', the address is assumed to be a 10-bit address. When an address is received, it will be compared with the binary value, '11110 A9 A8' (where A9 and A8 are two Most Significant bits of I2CxADD). If that value matches, the next address will be compared with the Least Significant 8 bits of I2CxADD, as specified in the 10-bit addressing protocol.

TABLE 16-1: 7-BIT I²C™ SLAVE ADDRESSES SUPPORTED BY dsPIC33FJXXXGPX06/X08/ X10

0x00	General call address or Start byte
0x01-0x03	Reserved
0x04-0x07	Hs mode Master codes
0x08-0x77	Valid 7-bit addresses
0x78-0x7b	Valid 10-bit addresses (lower 7 bits)
0x7c-0x7f	Reserved

16.6 Slave Address Masking

The I2CxMSK register (Register 16-3) designates address bit positions as "don't care" for both 7-bit and 10-bit Address modes. Setting a particular bit location (= 1) in the I2CxMSK register, causes the slave module to respond, whether the corresponding address bit value is a '0' or '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '00100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

16.7 IPMI Support

The control bit, IPMIEN, enables the module to support the Intelligent Peripheral Management Interface (IPMI). When this bit is set, the module accepts and acts upon all addresses.

16.8 General Call Address Support

The general call address can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledgement.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R_W = 0.

The general call address is recognized when the General Call Enable (GCEN) bit is set (I2CxCON < 7 > = 1). When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the I2CxRCV to determine if the address was device-specific or a general call address.

16.9 Automatic Clock Stretch

In Slave modes, the module can synchronize buffer reads and write to the master device by clock stretching.

16.9.1 TRANSMIT CLOCK STRETCHING

Both 10-bit and 7-bit Transmit modes implement clock stretching by asserting the SCLREL bit after the falling edge of the ninth clock, if the TBF bit is cleared, indicating the buffer is empty.

In Slave Transmit modes, clock stretching is always performed, irrespective of the STREN bit. The user's ISR must set the SCLREL bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the I2CxTRN before the master device can initiate another transmit sequence.

16.9.2 RECEIVE CLOCK STRETCHING

The STREN bit in the I2CxCON register can be used to enable clock stretching in Slave Receive mode. When the STREN bit is set, the SCLx pin will be held low at the end of each data receive sequence.

The user's ISR must set the SCLREL bit before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the I2CxRCV before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring.

16.10 Software Controlled Clock Stretching (STREN = 1)

When the STREN bit is '1', the SCLREL bit may be cleared by software to allow software to control the clock stretching.

If the STREN bit is '0', a software write to the SCLREL bit will be disregarded and have no effect on the SCLREL bit.

16.11 Slope Control

The I^2C standard requires slope control on the SDAx and SCLx signals for Fast mode (400 kHz). The control bit, DISSLW, enables the user to disable slew rate control if desired. It is necessary to disable the slew rate control for 1 MHz mode.

16.12 Clock Arbitration

Clock arbitration occurs when the master deasserts the SCLx pin (SCLx allowed to float high) during any receive, transmit or Restart/Stop condition. When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of I2CxBRG and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device.

16.13 Multi-Master Communication, Bus Collision and Bus Arbitration

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx by letting SDAx float high while another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the I^2C master events interrupt flag and reset the master portion of the I^2C port to its Idle state.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 H0				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7							bi				
Legend:		U = Unimpler	nented bit, rea	d as '0'							
R = Readable	bit	W = Writable		HS = Set in h	ardware	HC = Cleared	in hardware				
_⊤ n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15						as serial port pir	าร				
bit 14		ited: Read as '	-			115.					
bit 13	•										
	I2CSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters an Idle mode										
	0 = Continue module operation in Idle mode										
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)										
	1 = Release SCLx clock										
	0 = Hold SCLx clock low (clock stretch) If STREN = 1										
	<u>If STREN = 1:</u> Bit is R/W (i.e., software may write '0' to initiate stretch and write '1' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception.										
		<u>STREN = 0:</u> Bit is R/S (i.e., software may only write '1' to release clock). Hardware clear at beginning of slave ransmission.									
bit 11	IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit										
	1 = IPMI mod 0 = IPMI mod	le is enabled; a le disabled	all addresses A	cknowledged							
bit 10	A10M: 10-bit	Slave Address	s bit								
		is a 10-bit slav is a 7-bit slave									
bit 9	DISSLW: Disable Slew Rate Control bit										
		control disable control enable									
bit 8	SMEN: SMBus Input Levels bit										
		O pin threshold MBus input the		th SMBus spe	cification						
bit 7	GCEN: Gene	eral Call Enable	bit (when ope	rating as I ² C s	lave)						
	(module	nterrupt when a is enabled for	reception)	ddress is recei	ived in the I2C	xRSR					
L:4 C		call address di		h							
bit 6		x Clock Stretch	-	nen operating	as IfC slave)						
	Used in conjunction with SCLREL bit. 1 = Enable software or receive clock stretching 0 = Disable software or receive clock stretching										

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master) 1 = Enables Receive mode for I ² C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
Sheet4U.com	
bit 2	 PEN: Stop Condition Enable bit (when operating as I²C master) 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence. 0 = Repeated Start condition not in progress
bit 0	 Start Condition Enable bit (when operating as I²C master) 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

	D A LICO		11.0				
R-0 HSC ACKSTAT	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC ADD10
bit 15	TRSTAT	_	_		BCL	GCSTAT	bit
							DIL
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC
IWCOL	I2COV	DA	Р	S	RW	RBF	TBF
bit 7							bit
Legend:		U = Unimpler	mented bit, rea	ad as 'O'			
R = Readable	bit	W = Writable	bit	HS = Set in h	ardware	HSC = Hardwa	are set/cleare
n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 14	1 = NACK rec 0 = ACK rece Hardware set TRSTAT: Tran 1 = Master tra 0 = Master tra	ceived from slavived from slav or clear at en ansmit Status bi ansmit is in pro ansmit is not ir	ave e d of slave Ack t (when opera ogress (8 bits - o progress	nowledge. ting as I ² C ma + ACK)		to master trans	
				smission. Hard	ware clear at e	nd of slave Ack	nowledge.
bit 13-11	-	ted: Read as					
bit 10	1 = A bus coll 0 = No collisio		n detected dur	ing a master o	peration		
bit 9	GCSTAT: Ger	neral Call State	us bit				
	0 = General c	all address wa all address wa when address	as not received		ss. Hardware o	lear at Stop det	ection.
bit 8	ADD10: 10-bi	it Address Stat	tus bit				
	0 = 10-bit add	dress was mate dress was not at match of 2	matched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.
bit 7	IWCOL: Write	e Collision Det	ect bit				
	0 = No collisio	on			use the I ² C mo usy (cleared by		
bit 6		ive Overflow F				,	
	1 = A byte wa 0 = No overflo	as received wh	ile the I2CxR0	·	till holding the		
bit 5		dress bit (whe			, j	,	
	1 = Indicates 0 = Indicates	that the last by that the last by	yte received w yte received w	vas data vas device add	ress by reception of	slave byte.	
bit 4	P: Stop bit						
		that a Stop bit as not detecte		ected last			

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software
	reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

REGISTER 1	6-3: I2CxM	SK: I2Cx SL	AVE MODE		MASK REGIS	STER	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_	_	—	—	_	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

NOTES:

vww.DataSheet4U.com

17.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F Family Reference Manual"*. Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJXXXGPX06/X08/X10 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8 or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits

- Hardware Flow Control Option with UxCTS and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-deep First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- · IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 17-1. The UART module consists of the key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- · Asynchronous Receiver

FIGURE 17-1: UART SIMPLIFIED BLOCK DIAGRAM



- **Note 1:** Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.
 - 2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

17.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator. The BRGx register controls the period of a free-running 16-bit timer. Equation 17-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 17-1: UART BAUD RATE WITH BRGH = 0

Baud Rate =
$$\frac{FCY}{16 \cdot (BRGx + 1)}$$

www.DataSheet4U.c

BRGx = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note: FCY denotes the instruction cycle clock frequency (FOSC/2).

Example 17-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is Fcy/16 (for BRGx = 0), and the minimum baud rate possible is Fcy/(16 * 65536).

Equation 17-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 17-2: UART BAUD RATE WITH BRGH = 1

Baud Rate =
$$\frac{FCY}{4 \cdot (BRGx + 1)}$$

BRGx = $\frac{FCY}{4 \cdot Baud Rate} - 1$

Note: FCY denotes the instruction cycle clock frequency (FOSC/2).

The maximum baud rate (BRGH = 1) possible is FcY/4 (for BRGx = 0), and the minimum baud rate possible is FcY/(4 * 65536).

Writing a new value to the BRGx register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 17-1: BAUD RATE ERROR CALCULATION (BRGH = 0)

Desired Baud Rate	=	FCY/(16 (BRGx + 1))
Solving for BRGx Valu	e:	
BRGx	=	((FCY/Desired Baud Rate)/16) – 1
BRGx	=	((4000000/9600)/16) - 1
BRGx	=	25
Calculated Baud Rate	=	4000000/(16 (25 + 1))
	=	9615
Error	=	(Calculated Baud Rate – Desired Baud Rate) Desired Baud Rate
	=	(9615 - 9600)/9600
	=	0.16%

17.2 Transmitting in 8-bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the BRGx register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the
- .DataSheet4U.com
- Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
 - Alternately, the data byte may be transferred while UTXEN = 0, and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
 - 6. A transmit interrupt will be generated as per interrupt control bits, UTXISEL<1:0>.

17.3 Transmitting in 9-bit Data Mode

- 1. Set up the UART (as described in **Section 17.2** "**Transmitting in 8-bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bits, UTXISEL<1:0>.

17.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK sets up the Break character.
- 3. Load the UxTXREG register with a dummy character to initiate transmission (value is ignored).
- 4. Write 0x55 to UxTXREG loads Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

17.5 Receiving in 8-bit or 9-bit Data Mode

- 1. Set up the UART (as described in Section 17.2 "Transmitting in 8-bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bits, URXISEL<1:0>.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

17.6 <u>Flow C</u>ontrol Using UxCTS and UxRTS Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled active-low pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmission and the reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configures these pins.

17.7 Infrared Support

The UART module provides two types of infrared UART support:

- IrDA clock output to support external IrDA encoder and decoder device (legacy module support)
- Full implementation of the IrDA encoder and decoder.

17.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the BCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLK pin will output the 16x baud clock if the UART module is enabled; it can be used to support the IrDA codec chip.

17.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾
UARTEN		USIDL	IREN ⁽¹⁾	RTSMD		UEN	<1:0>
bit 15		•					bit
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL
pit 7					•		bit
egend:		HC = Hardwa	re cleared				
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15		RTx Enable bi	-	e controlled by	u IIARTx as defi	ned by UEN<1	·0>
			•	•		JARTx power co	
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	1 = Discontin	in Idle Mode bi nue module ope module operati	eration when o		dle mode.		
oit 12		ncoder and De					
	1 = IrDA [®] en	coder and deco	oder enabled	bit			
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin b	oit			
		in in Simplex n in in Flow Cont					
bit 10	-	ted: Read as '					
oit 9-8		ARTx Enable b					
	10 =UxTX, Ux 01 =UxTX, Ux	xRX, <u>UxCTS</u> ai xRX and UxRT d UxRX pins ai	nd UxRTS pin S pins are en	is are enabled abled an <u>d use</u>	an <u>d used</u> d; UxCTS pin c	ntrolled by port ontrolled by por CLK pins contro	t latches
pit 7	WAKE: Wake	-up on Start bit	Detect Durin	g Sleep Mode	Enable bit		
		are on following		RX pin; interru	upt generated o	n falling edge; l	oit cleared
oit 6		RTx Loopback	Mode Select	bit			
	1 = Enable L	oopback mode k mode is disat					
oit 5	ABAUD: Auto	o-Baud Enable	bit				
	before ot	aud rate meas her data; clear e measuremen	ed in hardwar	e upon comple		eception of a S	ync field (55
oit 4	URXINV: Red						

2: Bit availability depends on pin availability.

REGISTER 17-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit
Note 1:	This feature is only available for the 16x BRG mode (BRGH = 0).

2: Bit availability depends on pin availability.

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV ⁽¹⁾	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT
pit 15							bit
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
pit 7				,			bi
ogond.			- alagrad				
L egend: R = Readable	- hit	HC = Hardwar W = Writable I		II – Unimplon	antad hit raa	4 00 (0)	
			JIL	-	nented bit, read		
n – Value at	PUR	'1' = Bit is set		'0' = Bit is clea	areu	x = Bit is unkr	IOWI
	11 =Reserver 10 =Interrupt transmit 01 =Interrupt operatio 00 =Interrupt	d; do not use when a charac buffer become when the last c ons are complete	ter is transfel s empty haracter is s ed ter is transfel	Node Selection b rred to the Trans hifted out of the rred to the Trans	smit Shift Regis Transmit Shift	Register; all tra	ansmit
pit 14		A Encoder Trans		,			
		coded, UxTX Ic					
	0 = IrDA enc	oded, UxTX Idle	e state is '0'				
oit 12	Unimplemen	ited: Read as 'G)'				
bit 11	UTXBRK: Tra	ansmit Break bi	t				
	cleared b	nc Break on nex by hardware upo eak transmissior	on completio		lowed by twelv	e '0' bits, follow	ed by Stop t
bit 10	UTXEN: Tran	ismit Enable bit					
		enabled, UxTX disabled, any p		ed by UARTx smission is abor	ted and buffer	is reset. UxTX	pin controll
bit 9	UTXBF: Tran	smit Buffer Full	Status bit (re	ead-only)			
	1 = Transmit						
				e more characte	er can be writte	n	
bit 8		mit Shift Registe					
				ransmit buffer is a transmission i			as complete
oit 7-6	URXISEL<1:	0>: Receive Inte	errupt Mode	Selection bits			
	10 =Interrupt	is set on UxRS	R transfer m	aking the receiv aking the receiv is received and	e buffer 3/4 ful	l (i.e., has 3 dat	ta character
	buffer. I	Receive buffer h	nas one or m	ore characters.			
bit 5				ore characters. it 8 of received o	data = 1)		

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 4	RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 4.	

Note 1: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).

NOTES:

vww.DataSheet4U.com

18.0 ENHANCED CAN (ECAN™) MODULE

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F Family Reference Manual". Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

www.DataSheet4U.com18.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJXXXGPX06/X08/X10 devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- · Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to 8 transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- · 3 full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to input capture module (IC2

for both CAN1 and CAN2) for time-stamping and network synchronization

· Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

18.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

· Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

· Extended Data Frame:

An extended data frame is similar to a standard data frame, but includes an extended identifier as well.

Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


· Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

FIGURE 18-1: ECAN™ MODULE BLOCK DIAGRAM



18.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits www.DataSheet4U.co(CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

18.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

18.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

18.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

18.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

18.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

18.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

18.4 Message Reception

18.4.1 RECEIVE BUFFERS

The CAN bus module has up to 32 receive buffers, located in DMA RAM. The first 8 buffers need to be configured as receive buffers by clearing the corresponding TX/RX buffer selection (TXENn) bit in a CiTRmnCON register. The overall size of the CAN buffer area in DMA RAM is selectable by the user and is defined by the DMABS<2:0> bits (CiFCTRL<15:13>). The first 16 buffers can be assigned to receive filters, while the rest can be used only as a FIFO buffer.

An additional buffer is always committed to monitoring the bus for incoming messages. This buffer is called the Message Assembly Buffer (MAB).

All messages are assembled by the MAB and are transferred to the buffers only if the acceptance filter criterion are met. When a message is received, the RBIF flag (CiINTF<1>) will be set. The user would then need to inspect the CiVEC and/or CiRXFUL1 register to determine which filter and buffer caused the interrupt to get generated. The RBIF bit can only be set by the module when a message is received. The bit is cleared by the user when it has completed processing the message in the buffer. If the RBIE bit is set, an interrupt will be generated when a message is received.

18.4.2 FIFO BUFFER MODE

The ECAN module provides FIFO buffer functionality if the buffer pointer for a filter has a value of '1111'. In this mode, the results of a hit on that buffer will write to the next available buffer location within the FIFO.

The CiFCTRL register defines the size of the FIFO. The FSA<4:0> bits in this register define the start of the FIFO buffers. The end of the FIFO is defined by the DMABS<2:0> bits if DMA is enabled. Thus, FIFO sizes up to 32 buffers are supported.

18.4.3 MESSAGE ACCEPTANCE FILTERS

The message acceptance filters and masks are used to determine if a message in the message assembly buffer should be loaded into either of the receive buffers. Once a valid message has been received into the Message Assembly Buffer (MAB), the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. Each filter is associated with a buffer pointer (FnBP<3:0>), which is used to link the filter to one of 16 receive buffers.

The acceptance filter looks at incoming messages for the IDE bit (CiTRBnSID<0>) to determine how to compare the identifiers. If the IDE bit is clear, the message is a standard frame and only filters with the EXIDE bit (CiRXFnSID<3>) clear are compared. If the IDE bit is set, the message is an extended frame, and only filters with the EXIDE bit set are compared.

18.4.4 MESSAGE ACCEPTANCE FILTER MASKS

The mask bits essentially determine which bits to apply the filter to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit. There are three programmable acceptance filter masks associated with the receive buffers. Any of these three masks can be linked to each filter by selecting the desired mask in the FnMSK<1:0> bits in the appropriate CiFMSKSELn register.

18.4.5 RECEIVE ERRORS

The CAN module will detect the following receive errors:

- Cyclic Redundancy Check (CRC) Error
- · Bit Stuffing Error
- Invalid Message Receive Error

These receive errors do not generate an interrupt. However, the receive error counter is incremented by one in case one of these errors occur. The RXWAR bit (CiINTF<9>) indicates that the receive error counter has reached the CPU warning limit of 96 and an interrupt is generated.

18.4.6 RECEIVE INTERRUPTS

Receive interrupts can be divided into 3 major groups, each including various conditions that generate interrupts:

· Receive Interrupt:

A message has been successfully received and loaded into one of the receive buffers. This interrupt is activated immediately after receiving the End-of-Frame (EOF) field. Reading the RXnIF flag will indicate which receive buffer caused the interrupt.

• Wake-up Interrupt:

The CAN module has woken up from Disable mode or the device has woken up from Sleep mode.

Receive Error Interrupts:

A receive error interrupt will be indicated by the ERRIF bit. This bit shows that an error condition occurred. The source of the error can be determined by checking the bits in the CAN Interrupt Flag register, CiINTF.

- Invalid Message Received:

If any type of error occurred during reception of the last message, an error will be indicated by the IVRIF bit.

- Receiver Overrun:

The RBOVIF bit (CiINTF<2>) indicates that an overrun condition occurred.

- Receiver Warning: The RXWAR bit indicates that the receive error counter (RERRCNT<7:0>) has reached the warning limit of 96.
- Receiver Error Passive:

The RXEP bit indicates that the receive error counter has exceeded the error passive limit of 127 and the module has gone into error passive state.

18.5 Message Transmission

18.5.1 TRANSMIT BUFFERS

The CAN module has up to eight transmit buffers, located in DMA RAM. These 8 buffers need to be configured as transmit buffers by setting the corresponding TX/RX buffer selection (TXENn or TXENm) bit in a CiTRmnCON register. The overall size of the CAN buffer area in DMA RAM is selectable by the user and is defined by the DMABS<2:0> bits (CiFCTRL<15:13>).

Each transmit buffer occupies 16 bytes of data. Eight of the bytes are the maximum 8 bytes of the transmitted message. Five bytes hold the standard and extended identifiers and other message arbitration information. The last byte is unused.

18.5.2 TRANSMIT MESSAGE PRIORITY

Transmit priority is a prioritization within each node of the pending transmittable messages. There are four levels of transmit priority. If the TXnPRI<1:0> bits (in CiTRmnCON) for a particular message buffer are set to '11', that buffer has the highest priority. If the TXnPRI<1:0> bits for a particular message buffer are set to '10' or '01', that buffer has an intermediate priority. If the TXnPRI<1:0> bits for a particular message buffer are '00', that buffer has the lowest priority. If two or more pending messages have the same priority, the messages are transmitted in decreasing order of buffer index.

18.5.3 TRANSMISSION SEQUENCE

To initiate transmission of the message, the TXREQn bit (in CiTRmnCON) must be set. The CAN bus module resolves any timing conflicts between the setting of the TXREQn bit and the Start-of-Frame (SOF), ensuring that if the priority was changed, it is resolved correctly before the SOF occurs. When TXREQn is set, the TXABTn, TXLARBn and TXERRn flag bits are automatically cleared.

Setting the TXREQn bit simply flags a message buffer as enqueued for transmission. When the module detects an available bus, it begins transmitting the message which has been determined to have the highest priority.

If the transmission completes successfully on the first attempt, the TXREQn bit is cleared automatically and an interrupt is generated if TXnIE was set.

If the message transmission fails, one of the error condition flags will be set and the TXREQn bit will remain set, indicating that the message is still pending for transmission. If the message encountered an error condition during the transmission attempt, the TXERRn bit will be set and the error condition may cause an interrupt. If the message loses arbitration during the transmission attempt, the TXLARBn bit is set. No interrupt is generated to signal the loss of arbitration.

18.5.4 AUTOMATIC PROCESSING OF REMOTE TRANSMISSION REQUESTS

If the RTRENn bit (in the CiTRmnCON register) for a particular transmit buffer is set, the hardware automatically transmits the data in that buffer in response to remote transmission requests matching the filter that points to that particular buffer. The user does not need to manually initiate a transmission in this case.

18.5.5 ABORTING MESSAGE TRANSMISSION

The system can also abort a message by clearing the TXREQ bit associated with each message buffer. Setting the ABAT bit (CiCTRL1<12>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the TXABT bit and the TXnIF flag is not automatically set.

18.5.6 TRANSMISSION ERRORS

The CAN module will detect the following transmission errors:

- Acknowledge Error
- Form Error
- Bit Error

These transmission errors will not necessarily generate an interrupt but are indicated by the transmission error counter. However, each of these errors will cause the transmission error counter to be incremented by one. Once the value of the error counter exceeds the value of 96, the ERRIF (CIINTF<5>) and the TXWAR bit (CIINTF<10>) are set. Once the value of the error counter exceeds the value of 96, an interrupt is generated and the TXWAR bit in the Interrupt Flag register is set.

18.5.7 TRANSMIT INTERRUPTS

Transmit interrupts can be divided into 2 major groups, each including various conditions that generate interrupts:

• Transmit Interrupt:

At least one of the three transmit buffers is empty (not scheduled) and can be loaded to schedule a message for transmission. Reading the TXnIF flags will indicate which transmit buffer is available and caused the interrupt.

Transmit Error Interrupts:

A transmission error interrupt will be indicated by the ERRIF flag. This flag shows that an error condition occurred. The source of the error can be determined by checking the error flags in the CAN Interrupt Flag register, CiINTF. The flags in this register are related to receive and transmit errors.

- Transmitter Warning Interrupt:

The TXWAR bit indicates that the transmit error counter has reached the CPU warning limit of 96.

- Transmitter Error Passive:

The TXEP bit (CiINTF<12>) indicates that the transmit error counter has exceeded the error passive limit of 127 and the module has gone to error passive state.

- Bus Off:

The TXBO bit (CilNTF<13>) indicates that the transmit error counter has exceeded 255 and the module has gone to the bus off state.

Note: Both ECAN1 and ECAN2 can trigger a DMA data transfer. If C1TX, C1RX, C2TX or C2RX is selected as a DMA IRQ source, a DMA transfer occurs when the C1TXIF, C1RXIF, C2TXIF or C2RXIF bit gets set as a result of an ECAN1 or ECAN2 transmission or reception.

18.6 Baud Rate Setting

All nodes on any particular CAN bus must have the same nominal bit rate. In order to set the baud rate, the following parameters have to be initialized:

- Synchronization Jump Width
- · Baud Rate Prescaler
- Phase Segments
- · Length Determination of Phase Segment 2
- · Sample Point
- · Propagation Segment bits

18.6.1 BIT TIMING

All controllers on the CAN bus must have the same baud rate and bit length. However, different controllers are not required to have the same master oscillator clock. At different clock frequencies of the individual controllers, the baud rate has to be adjusted by adjusting the number of time quanta in each segment.

The nominal bit time can be thought of as being divided into separate non-overlapping time segments. These segments are shown in Figure 18-2.

- Synchronization Segment (Sync Seg)
- Propagation Time Segment (Prop Seg)
- Phase Segment 1 (Phase1 Seg)
- Phase Segment 2 (Phase2 Seg)

The time segments and also the nominal bit time are made up of integer units of time called time quanta or Tq. By definition, the nominal bit time has a minimum of 8 Tq and a maximum of 25 Tq. Also, by definition, the minimum nominal bit time is 1 μ sec corresponding to a maximum bit rate of 1 MHz.




FIGURE 18-2: ECAN™ MODULE BIT TIMING

18.6.2 PRESCALER SETTING

There is a programmable prescaler with integral values ranging from 1 to 64, in addition to a fixed divide-by-2 for clock generation. The time quantum (TQ) is a fixed unit of time derived from the oscillator period and is given by Equation 18-1.

Note:	FCAN must not exceed 40 MHz. If	
	CANCKS = 0, then FCY must not exceed	
	20 MHz.	

EQUATION 18-1: TIME QUANTUM FOR CLOCK GENERATION

 $T_Q = 2 (BRP < 5:0 > + 1)/FCAN$

18.6.3 PROPAGATION SEGMENT

This part of the bit time is used to compensate physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The Prop Seg can be programmed from 1 T_Q to 8 T_Q by setting the PRSEG<2:0> bits (CiCFG2<2:0>).

18.6.4 PHASE SEGMENTS

The phase segments are used to optimally locate the sampling of the received bit within the transmitted bit time. The sampling point is between Phase1 Seg and Phase2 Seg. These segments are lengthened or shortened by resynchronization. The end of the Phase1 Seg determines the sampling point within a bit period. The segment is programmable from 1 TQ to 8 TQ. Phase2 Seg provides delay to the next transmitted data transition. The segment is programmable from 1 TQ to 8 TQ, or it may be defined to be equal to the greater of Phase1 Seg or the information processing time (2 TQ). The Phase1 Seg is initialized by setting bits SEG1PH<2:0> (CiCFG2<5:3>) and Phase2 Seg is initialized by setting SEG2PH<2:0> (CiCFG2<10:8>).

The following requirement must be fulfilled while setting the lengths of the phase segments:

 $Prop Seg + Phase1 Seg \ge Phase2 Seg$

18.6.5 SAMPLE POINT

The sample point is the point of time at which the bus level is read and interpreted as the value of that respective bit. The location is at the end of Phase1 Seg. If the bit timing is slow and contains many TQ, it is possible to specify multiple sampling of the bus line at the sample point. The level determined by the CAN bus then corresponds to the result from the majority decision of three values. The majority samples are taken at the sample point and twice before with a distance of TQ/2. The CAN module allows the user to choose between sampling three times at the same point or once at the same point, by setting or clearing the SAM bit (CiCFG2<6>). Typically, the sampling of the bit should take place at about 60-70% through the bit time, depending on the system parameters.

18.6.6 SYNCHRONIZATION

To compensate for phase shifts between the oscillator frequencies of the different bus stations, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Synchronous Segment). The circuit will then adjust the values of Phase1 Seg and Phase2 Seg. There are two mechanisms used to synchronize.

18.6.6.1 Hard Synchronization

Hard synchronization is only done whenever there is a 'recessive' to 'dominant' edge during bus Idle, indicating the start of a message. After hard synchronization, the bit time counters are restarted with the Sync Seg. Hard synchronization forces the edge which has caused the hard synchronization to lie within the synchronization segment of the restarted bit time. If a hard synchronization is done, there will not be a resynchronization within that bit time.

18.6.6.2 Resynchronization

As a result of resynchronization, Phase1 Seg may be lengthened or Phase2 Seg may be shortened. The amount of lengthening or shortening of the phase buffer segment has an upper boundary known as the synchronization jump width, and is specified by the SJW<1:0> bits (CiCFG1<7:6>). The value of the synchronization jump width will be added to Phase1 Seg or subtracted from Phase2 Seg. The resynchronization jump width is programmable between 1 Tq and 4 Tq.

The following requirement must be fulfilled while setting the SJW<1:0> bits:

Phase2 Seg > Synchronization Jump Width

Note: In the register descriptions that follow, 'i' in the register identifier denotes the specific ECAN module (ECAN1 or ECAN2). 'n' in the register identifier denotes the buffer, filter or mask number. 'm' in the register identifier denotes the word number within a particular CAN data

field.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0			
—	—	CSIDL	ABAT	CANCKS		REQOP<2:0>				
bit 15							bit			
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0			
	OPMODE<2:0>	-	_	CANCAP		_	WIN			
oit 7				0, 1, 0, 1			bit			
.egend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
n = Value at I		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own			
it 15-14	-	ted: Read as '								
oit 13	-	in Idle Mode b								
		ue module ope module operat		device enters Id	le mode					
oit 12		All Pending Tra								
		•			will clear this b	it when all transr	nissions			
it 11	CANCKS: C	AN Master Clo	ck Select bit							
		N <mark>clock is</mark> FCY N <mark>clock is</mark> FOSC	;							
it 10-8	REQOP<2:0>: Request Operation Mode bits									
	000 = Set Normal Operation mode									
	001 = Set Dis 010 = Set Loc									
		ten Only Mode								
		nfiguration mo								
		red – do not us red – do not us								
		ten All Messag								
oit 7-5		• ••••••••••••••••••••••••••••••••••••								
		e is in Normal C		de						
		e is in Disable r								
		e is in Loopbac e is in Listen Or								
	100 = Module	e is in Configura								
	101 = Reserv									
	110 = Reserv 111 = Module	e is in Listen Al	Messages n	node						
oit 4		ted: Read as '								
oit 3	-			Capture Event	Enable bit					
	1 = Enable in 0 = Disable C		sed on CAN r	message receiv	e					
vit 2-1	Unimplemen	ted: Read as '	0'							
oit O	WIN: SFR M	ap Window Se	lect bit							
	1 = Use filter	window								

REGISTER 18	3-2: CiCT	RL2: ECAN CO		REGISTER 2				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—	_	—	_		_	
bit 15							bit	
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
_	— — DNCNT<4:0>							
bit 7							bit	
Legend:								
R = Readable I	oit	W = Writable I	bit	U = Unimple	mented bit, re	ad as '0'		
_⊤ n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				

bit 15-5 bit 4-0	Unimplemented: Read as '0' DNCNT<4:0>: DeviceNet™ Filter Bit Number bits 10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>
	• • • 00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

REGISTER	R 18-3: CiVE	EC: ECAN INTE	ERRUPT C	ODE REGISTE	ER		
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	—	—			FILHIT<4:(>	
bit 15							bit
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
				ICODE<6:0>			
bit 7							bit
Legend:							
R = Readab		W = Writable		U = Unimpler			
n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15-13	Unimplem	ented: Read as '	0'				
bit 12-8	-	>: Filter Hit Num					
		111 = Reserved					
	01111 = Fi	lter 15					
	•						
	•						
	00001 = Fi	Iter 1					
	00000 = Fi	Iter 0					
bit 7	Unimpleme	ented: Read as '	0'				
bit 6-0	ICODE<6:0	>: Interrupt Flag	Code bits				
		1111111 = Reser					
		FIFO almost full					
		Receiver overflo					
		Wake-up interru Error interrupt	ρι				
		No interrupt					
		111111 = Rese					
	0001111 =	RB15 buffer Inte	errupt				
	•						
	•						
	0001001 =	RB9 buffer inter	rupt				
		RB8 buffer inter					
		TRB7 buffer inte					
		TRB6 buffer inte TRB5 buffer inte					
		TRB4 buffer inte					
	0000011 =	TRB3 buffer inte	errupt				
		TRB2 buffer inte					
		TRB1 buffer inte					
	0000000 =	TRB0 Buffer inte	errupt				

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
DMABS<2:0>		—	—	—	—	_	
bit 15							bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_				FSA<4:0>		
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
r⊩n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	101 = 24 buff 100 = 16 buff 011 = 12 buff 010 = 8 buffe 001 = 6 buffe	ers in DMA RA ers in DMA RA ers in DMA RA ers in DMA RA rs in DMA RAI rs in DMA RAI rs in DMA RAI	AM AM AM M M				
bit 12-5	Unimplemen	ted: Read as '	0'				
bit 4-0	FSA<4:0>: FI 11111 = RB3 11110 = RB3		s with Buffer b	bits			

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	_			FBP	/<5:0>		
bit 15							bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	_			FNR	B<5:0>		
bit 7							bit (
Legend:							
R = Readable	> hit	W = Writable bit		U = Unimplen	nented hit re	ad as '0'	
n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unknow	n
5.0011							
bit 15-14	Unimpleme	ented: Read as '0'					
bit 13-8	FBP<5:0>:	FIFO Write Buffer F	ointer bits	6			
	011111 = F 011110 = F						
	•						
	000001 = T 000000 = T						
bit 7-6	Unimpleme	ented: Read as '0'					
bit 5-0	FNRB<5:0>	: FIFO Next Read I	Buffer Poi	nter bits			
	011111 = F	RB31 buffer					
	011110 = F	RB30 buffer					
	• •						

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF
bit 7							bit
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unk			nown	

bit 15-14	Unimplemented: Read as '0'
bit 13	TXBO: Transmitter in Error State Bus Off bit
bit 12	TXBP: Transmitter in Error State Bus Passive bit
bit 11	RXBP: Receiver in Error State Bus Passive bit
bit 10	TXWAR: Transmitter in Error State Warning bit
bit 9	RXWAR: Receiver in Error State Warning bit
bit 8	EWARN: Transmitter or Receiver in Error State Warning bit
bit 7	IVRIF: Invalid Message Received Interrupt Flag bit
bit 6	WAKIF: Bus Wake-up Activity Interrupt Flag bit
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register)
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIF: FIFO Almost Full Interrupt Flag bit
bit 2	RBOVIF: RX Buffer Overflow Interrupt Flag bit
bit 1	RBIF: RX Buffer Interrupt Flag bit
bit 0	TBIF: TX Buffer Interrupt Flag bit

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	_	—	—		_
bit 15				-			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE
bit 7				-			bit C
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

REGISTER 18-7:	CIINTE: ECAN INTERRUPT ENABLE REGISTER

bit 15-8	Unimplemented: Read as '0'
bit 7	IVRIE: Invalid Message Received Interrupt Enable bit
bit 6	WAKIE: Bus Wake-up Activity Interrupt Flag bit
bit 5	ERRIE: Error Interrupt Enable bit
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIE: FIFO Almost Full Interrupt Enable bit
bit 2	RBOVIE: RX Buffer Overflow Interrupt Enable bit
bit 1	RBIE: RX Buffer Interrupt Enable bit
bit 0	TBIE: TX Buffer Interrupt Enable bit

REGISTER 18-8: CIEC: ECAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERR	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERR	RCNT<7:0>			
bit 7							bit C
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemen	ted bit, re	ad as '0'	
սո = Value at POF	र	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unkn	iown

bit 15-8 **TERRCNT<7:0>:** Transmit Error Count bits

bit 7-0 **RERRCNT<7:0>**: Receive Error Count bits

REGISTER 18-9: CICFG1: ECAN BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW<1:0>				BRF	D<5:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u-n , √alue a	t POR	'1' = Bit is set	1' = Bit is set '0' = Bit is cleared			x = Bit is unknown	
bit 15-8	Unimplemen	ted: Read as '	0'				
bit 7-6	SJW<1:0>: S	Synchronization	Jump Width I	oits			
	11 = Length i	s 4 x Tq					
	10 = Length i						
	01 = Length i						
	00 = Length i	s 1 x Tq					
bit 5-0	BRP<5:0>: [Baud Rate Pres	caler bits				
	11 1111 - T						

11 1111 = $TQ = 2 \times 64 \times 1/FCAN$

00 0010 = TA = 2 x 3 x 1/FCAN 00 0001 = TA = 2 x 2 x 1/FCAN

 $00\ 0000 = TQ = 2 \times 1 \times 1/FCAN$

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_	WAKFIL		_			SEG2PH<2:0>	
bit 15							b
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM		SEG1PH<2:0	>		PRSEG<2:0>	
bit 7	·	• 					b
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
⊩n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 13-11 bit 10-8	-			2 bits			
bit 7	SEG2PHTS: 1 = Freely pr	Phase Segme ogrammable		lect bit tion Processing	Time (IPT), wi	nichever is grea	iter
bit 6	SAM: Samp 1 = Bus line	le of the CAN t is sampled thre is sampled onc	ous Line bit e times at the	e sample point		0.11	
bit 5-3		0>: Phase Buf n is 8 x TQ	-	•			
bit 2-0	•	>: Propagation	n Time Segme	nt bits			

REGISTER 18-11: CIFEN1: ECAN ACCEPTANCE FILTER ENABLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7		•					bit 0
<u>.</u>							
Logond							

	Legena:			
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
et4	un⇔ Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 18-12: CIBUFPNT1: ECAN FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10000		2<3:0>	10000			2<3:0>	1000 0
L:1 4 C	FJDF	<3.0>			F2DF	<3.0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F1BP	9<3:0>			F0BP	°<3:0>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	F3BP<3:0>:	RX Buffer Writt	en when Filte	r 3 Hits bits			
bit 11-8	F2BP<3:0>:	RX Buffer Writt	en when Filte	r 2 Hits bits			
bit 7-4	F1BP<3:0>:	RX Buffer Writt	en when Filte	r 1 Hits bits			
bit 3-0	F0BP<3:0>:	RX Buffer Writt	en when Filte	r 0 Hits bits			
	1111 = Filter	r hits received ir	n RX FIFO bu	ffer			
	1110 = Filte	r hits received ir	n RX Buffer 14	4			
	•						
	•						
	0001	r hits received ir					
	0000 = Filte i	r hits received ir	n RX Buffer 0				

REGISTER 18-13: CIBUFPNT2: ECAN FILTER 4-7 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F7BP	<3:0>			F6BF	P<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F5BP	<3:0>		F4BP<3:0>				
bit 7				·			bit C	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					

bit 15-12	F7BP<3:0>: RX Buffer Written when Filter 7 Hits bits
bit 11-8	F6BP<3:0>: RX Buffer Written when Filter 6 Hits bits
bit 7-4	F5BP<3:0>: RX Buffer Written when Filter 5 Hits bits
bit 3-0	F4BP<3:0>: RX Buffer Written when Filter 4 Hits bits

REGISTER 18-14: CIBUFPNT3: ECAN FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11BP<3:0>				F10BP<3:0>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F9BP<	<3:0>		F8BP<3:0>			
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-12	F11BP<3:0>: RX Buffer Written when Filter 11 Hits bits

bit 11-8 F10BP<3:0>: RX Buffer Written when Filter 10 Hits bits

bit 7-4 F9BP<3:0>: RX Buffer Written when Filter 9 Hits bits

bit 3-0 F8BP<3:0>: RX Buffer Written when Filter 8 Hits bits

REGISTER 18-15: CIBUFPNT4: ECAN FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
10,00-0			10.00-0	17.00-0	-		17/07-0	
	F15B	P<3:0>			F14E	3P<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F13BP<3:0>				F12BP<3:0>				
bit 7				·			bit C	
Legend:								
R = Readable	bit	W = Writable b	it	U = Unimplemented bit, read as '0'				
un mathematical Hore at POR '1' = Bit is set		'0' = Bit is cleared x = Bit i		x = Bit is unkr	nown			

bit 11-8	F14BP<3:0>: RX Buffer Written when Filter 14 Hits bits
bit 7-4	F13BP<3:0>: RX Buffer Written when Filter 13 Hits bits
bit 3-0	F12BP<3:0>: RX Buffer Written when Filter 12 Hits bits

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
oit 15							bi
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
it 7		·					bi
egend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
n = Value at POR '1' = Bit is set			'0' = Bit is clea	x = Bit is unkr	nown		

bit 15-5	SID<10:0>: Standard Identifier bits
	1 = Message address bit SIDx must be '1' to match filter
	0 = Message address bit SIDx must be '0' to match filter
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	If MIDE = 1 then:
	1 = Match only messages with extended identifier addresses
	0 = Match only messages with standard identifier addresses
	If MIDE = 0 then:
	Ignore EXIDE bit.
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits
	1 = Message address bit EIDx must be '1' to match filter
	0 = Message address bit EIDx must be '0' to match filter

REGISTER 18-17: CIRXFNEID: ECAN ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

Legend: R = Readable I		W = Writable			nented bit read		
bit 7							bit C
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
bit 15		•	•	•		•	bit 8
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

 ${\tt 0}$ = Message address bit EIDx must be '0' to match filter

REGISTER 18-18: CIFMSKSEL1: ECAN FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MS	SK<1:0>	F6MS	K<1:0>	F5MS	K<1:0>	F4MSK<1:0>	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SK<1:0>		K<1:0>		K<1:0>	1	K<1:0>
bit 7		1 21110		1 1110		1 011101	bit
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read		l as '0'	
_⊺ n = Value at POR		'1' = Bit is set	1' = Bit is set		'0' = Bit is cleared		nown
bit 15-14	F7MSK<1:0>	: Mask Sourc	e for Filter 7 b	it			
bit 13-12	F6MSK<1:0>	: Mask Source	e for Filter 6 b	it			
bit 11-10	F5MSK<1:0>	: Mask Source	e for Filter 5 b	it			
bit 9-8	F4MSK<1:0>	: Mask Sourc	e for Filter 4 b	it			
bit 7-6	F3MSK<1:0>	: Mask Sourc	e for Filter 3 b	it			
bit 5-4	F2MSK<1:0>	: Mask Sourc	e for Filter 2 b	it			
bit 3-2	F1MSK<1:0>	: Mask Sourc	e for Filter 1 b	it			
bit 1-0	F0MSK<1:0>	: Mask Sourc	e for Filter 0 b	it			
	11 = No mas	<					
	10 = Accepta	nce Mask 2 re	gisters contair	n mask			
		nce Mask 1 re	•				

00 = Acceptance Mask 0 registers contain mask

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15						1	bit
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	MIDE	_	EID17	EID16
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

011 10-0	Sid<10:02: Standard Identifier bits
	1 = Include bit SIDx in filter comparison
	0 = Bit SIDx is don't care in filter comparison
bit 4	Unimplemented: Read as '0'
bit 3	MIDE: Identifier Receive Mode bit
	 1 = Match only message types (standard or extended address) that correspond to EXIDE bit in filter 0 = Match either standard or extended address message if filters match (i.e., if (Filter SID) = (Message SID) or if (Filter SID/EID) = (Message SID/EID))
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits
	 1 = Include bit EIDx in filter comparison 0 = Bit EIDx is don't care in filter comparison

REGISTER 18-20: CIRXMnEID: ECAN ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15	·	·		÷		•	bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7	·	·					bit 0
Legend:							
D - Doodahla	hit	M = M/ritoblo	h:+		monted hit read	aa 'O'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

- EID<15:0>: Extended Identifier bits
 - 1 = Include bit EIDx in filter comparison
 - 0 = Bit EIDx is don't care in filter comparison

REGISTER 18-21: CIRXFUL1: ECAN RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7	·			•			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	

F	k = Readable bit		0 = 0 miniplemented bit, read	as u
et4U-I	n – Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXFUL<15:0>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 18-22: CIRXFUL2: ECAN RECEIVE BUFFER FULL REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 18-23: CIRXOVF1: ECAN RECEIVE BUFFER OVERFLOW REGISTER 1

Legend: R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
bit 7							bit 0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
							5110
bit 15	•	•	•				bit 8
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0

r⊤n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXOVF<15:0>: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

REGISTER 18-24: CIRXOVF2: ECAN RECEIVE BUFFER OVERFLOW REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24
bit 15							bit 8

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

TXABTn R-0 ⁻ XABTm ⁽¹⁾	TXLARBn R-0 TXLARBm ⁽¹⁾	TXERRn R-0 TXERRm ⁽¹⁾	TXREQn	RTRENn	TXnPR	
					<u>.</u>	1.14
						bit
			R/W-0	R/W-0	R/W-0	R/W-0
			TXREQm	RTRENm	TXmPF	र।<1:0>
					J	bit
	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'	
2	'1' = Bit is set		-		x = Bit is unkn	Iown
ee Definitio	n for Bits 7-0, 0	Controls Buf	ffer n			
XENm: TX/F	RX Buffer Selec	tion bit				
	-	bit ⁽¹⁾				
		smission suc	cessfully			
XLARBm: N	/lessage Lost A	rbitration bit ^{(*}	1)			
XERRm: Er	ror Detected Du	uring Transmi	ission bit ⁽¹⁾			
		-				
XREQm: Me	essage Send R	equest bit				
•	•	•	•		•	the messag
-	-				-	
1 = When a remote transmit is received, TXREQ will be set						
XmPRI<1:0>	 Message Tra 	ansmission Pi	riority bits			
1 = Highest r	message priorit	у	2			
•		0 1 2				
	XENM: TX/I = Buffer TRI = Buffer TRI XABTm: Me = Message = Message XLARBM: M = Message I = Message I = Message I = A bus error XREQM: Ma etting this bit successfully TRENM: Au = When a re = When a re = When a re = When a re = Uhen a re	ee Definition for Bits 7-0, 0 XENm: TX/RX Buffer Select = Buffer TRBn is a transmit = Buffer TRBn is a receive XABTm: Message Aborted = Message was aborted = Message completed tran XLARBm: Message Lost A = Message lost arbitration v = Message lost arbitration v = Message did not lose arb XERRm: Error Detected Du = A bus error occurred whill = A bus error did not occur XREQm: Message Send R etting this bit to '1' requests successfully sent. Clearing TRENm: Auto-Remote Trar = When a remote transmit i = When a remote transmit i = Mighest message priorit 0 = High intermediate messa 1 = Low intermediate messa	ee Definition for Bits 7-0, Controls But XENm: TX/RX Buffer Selection bit = Buffer TRBn is a transmit buffer = Buffer TRBn is a receive buffer XABTm: Message Aborted bit ⁽¹⁾ = Message was aborted = Message completed transmission suc XLARBm: Message Lost Arbitration bit ⁽¹⁾ = Message lost arbitration while being se = Message did not lose arbitration while XERRm: Error Detected During Transm = A bus error occurred while the messag = A bus error did not occur while the me XREQm: Message Send Request bit etting this bit to '1' requests sending a m successfully sent. Clearing the bit to '0' TRENm: Auto-Remote Transmit Enable = When a remote transmit is received, T = When a remote transmit is received, T	ee Definition for Bits 7-0, Controls Buffer n XENm: TX/RX Buffer Selection bit = Buffer TRBn is a transmit buffer = Buffer TRBn is a receive buffer XABTm: Message Aborted bit ⁽¹⁾ = Message was aborted = Message completed transmission successfully XLARBm: Message Lost Arbitration bit ⁽¹⁾ = Message lost arbitration while being sent = Message did not lose arbitration while being sent XERRm: Error Detected During Transmission bit ⁽¹⁾ = A bus error occurred while the message was being se = A bus error did not occur while the message was being XREQm: Message Send Request bit etting this bit to '1' requests sending a message. The bi successfully sent. Clearing the bit to '0' while set will re TRENm: Auto-Remote Transmit Enable bit = When a remote transmit is received, TXREQ will be s = When a remote transmit is received, TXREQ will be u XmPRI<1:0>: Message Transmission Priority bits 1 = Highest message priority 0 = High intermediate message priority 1 = Low intermediate message priority	ee Definition for Bits 7-0, Controls Buffer n XENm: TX/RX Buffer Selection bit = Buffer TRBn is a transmit buffer = Buffer TRBn is a receive buffer XABTm: Message Aborted bit ⁽¹⁾ = Message was aborted = Message completed transmission successfully XLARBm: Message Lost Arbitration bit ⁽¹⁾ = Message lost arbitration while being sent = Message did not lose arbitration while being sent = Message did not lose arbitration while being sent = Message did not lose arbitration while being sent = A bus error Detected During Transmission bit ⁽¹⁾ = A bus error did not occur while the message was being sent = A bus error did not occur while the message was being sent XREQm: Message Send Request bit etting this bit to '1' requests sending a message. The bit will automatic successfully sent. Clearing the bit to '0' while set will request a messa TRENm: Auto-Remote Transmit Enable bit = When a remote transmit is received, TXREQ will be set = When a remote transmit is received, TXREQ will be unaffected XmPRI<1:0>: Message Transmission Priority bits 1 = Highest message priority 0 = High intermediate message priority 1 = Low intermediate message priority	ee Definition for Bits 7-0, Controls Buffer n XENm: TX/RX Buffer Selection bit = Buffer TRBn is a transmit buffer = Buffer TRBn is a receive buffer XABTm: Message Aborted bit ⁽¹⁾ = Message was aborted = Message completed transmission successfully XLARBm: Message Lost Arbitration bit ⁽¹⁾ = Message lost arbitration while being sent = Message did not lose arbitration while being sent = Message did not lose arbitration while being sent = Message did not lose arbitration while being sent = A bus error occurred while the message was being sent = A bus error did not occur while the message was being sent = A bus error did not occur while the message. The bit will automatically clear when successfully sent. Clearing the bit to '0' while set will request a message abort. TRENm: Auto-Remote Transmit Enable bit = When a remote transmit is received, TXREQ will be set = When a remote transmit is received, TXREQ will be unaffected XmPRI<1:0>: Message Transmission Priority bits 1 = Highest message priority 0 = High intermediate message priority 1 = Low intermediate message priority

Note:	The buffers, SID, EID	, DLC, Data Field and Receive Status registers are located in DMA RAM.
-------	-----------------------	--

REGISTER 18-26: CITRBnSID: ECAN BUFFER n STANDARD IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
R/W-x SID5	R/W-x SID4	R/W-x SID3	R/W-x SID2	R/W-x SID1	R/W-x SID0	R/W-x SRR	R/W-x IDE

л		
	Logond	
	Leuenu	

Legena.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

- bit 12-2 SID<10:0>: Standard Identifier bits
- bit 1 SRR: Substitute Remote Request bit
 - 1 = Message will request remote transmission
 - 0 = Normal message
- bit 0 IDE: Extended Identifier bit
 - 1 = Message will transmit extended identifier
 - 0 = Message will transmit standard identifier

REGISTER 18-27: CITRBnEID: ECAN BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	—	_	—	EID17	EID16	EID15	EID14
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

REGISTER 18	8-28: CiTRE	BnDLC: ECAN	BUFFER	n DATA LENG	GTH CONTRO	OL (n = 0, 1,	, 31)
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	_	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimpler	nented bit, rea	d as '0'		
₁_n = Value at POR '1		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-10	EID<5:0>: Extended Identifier bits
bit 9	RTR: Remote Transmission Request bit
	 1 = Message will request remote transmission 0 = Normal message
bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

REGISTER 18-29: CiTRBnDm: ECAN BUFFER n DATA FIELD BYTE m (n = 0, 1, ..., 31; m = 0, 1, ..., 7)⁽¹⁾

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
TRBnDm7	TRBnDm6	TRBnDm5	TRBnDm4	TRBnDm3	TRBnDm2	TRBnDm1	TRBnDm0
bit 7							bit 0

Legend:					
R = Readable bit	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 **TRnDm<7:0>:** Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

REGISTER 18-30: CITRBnSTAT: ECAN RECEIVE BUFFER n STATUS (n = 0, 1, ..., 31)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	_	—	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	
bit 15	·	·					bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—	—	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at F	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 15-13	Unimplemen	ted: Read as ')'					
bit 12-8 FIL HIT<4:0>: Filter Hit Code bits (only written by module for receive buffers, unused for transmit buffe								

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits (only written by module for receive buffers, unused for transmit buffers) Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

NOTES:

vww.DataSheet4U.com

19.0 DATA CONVERTER INTERFACE (DCI) MODULE

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F Family Reference Manual"*. Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

Module Introduction

The dsPIC33FJXXXGPX06/X08/X10 Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (Codecs), ADC and D/A converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I²S) Interface
- AC-Link Compliant mode

The DCI module provides the following general features:

- Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead

19.2 Module I/O Pins

There are four I/O pins associated with the module. When enabled, the module controls the data direction of each of the four pins.

19.2.1 CSCK PIN

The CSCK pin provides the serial clock for the DCI module. The CSCK pin may be configured as an input or output using the CSCKD control bit in the DCICON1 SFR. When configured as an output, the serial clock is provided by the dsPIC33FJXXXGPX06/X08/X10. When configured as an input, the serial clock must be provided by an external device.

19.2.2 CSDO PIN

The Serial Data Output (CSDO) pin is configured as an output only pin when the module is enabled. The CSDO pin drives the serial bus whenever data is to be transmitted. The CSDO pin is tri-stated, or driven to '0', during CSCK periods when data is not transmitted depending on the state of the CSDOM control bit. This

allows other devices to place data on the serial bus during transmission periods not used by the DCI module.

19.2.3 CSDI PIN

The Serial Data Input (CSDI) pin is configured as an input only pin when the module is enabled.

19.2.3.1 COFS Pin

The Codec Frame Synchronization (COFS) pin is used to synchronize data transfers that occur on the CSDO and CSDI pins. The COFS pin may be configured as an input or an output. The data direction for the COFS pin is determined by the COFSD control bit in the DCICON1 register.

The DCI module accesses the shadow registers while the CPU is in the process of accessing the memory mapped buffer registers.

19.2.4 BUFFER DATA ALIGNMENT

Data values are always stored left justified in the buffers since most Codec data is represented as a signed 2's complement fractional number. If the received word length is less than 16 bits, the unused Least Significant bits in the Receive Buffer registers are set to '0' by the module. If the transmitted word length is less than 16 bits, the unused LSbs in the Transmit Buffer register are ignored by the module. The word length setup is described in subsequent sections of this document.


19.2.5 TRANSMIT/RECEIVE SHIFT REGISTER

The DCI module has a 16-bit shift register for shifting serial data in and out of the module. Data is shifted in/ out of the shift register, MSb first, since audio PCM data is transmitted in signed 2's complement format.

19.2.6 DCI BUFFER CONTROL

The DCI module contains a buffer control unit for transferring data between the shadow buffer memory and the Serial Shift register. The buffer control unit is a simple 2-bit address counter that points to word locations in the shadow buffer memory. For the receive memory space (high address portion of DCI buffer memory), the address counter is concatenated with a '0' in the MSb location to form a 3-bit address. For the transmit memory space (high portion of DCI buffer memory), the address counter is concatenated with a '1' in the MSb location.

Note: The DCI buffer control unit always accesses the same relative location in the transmit and receive buffers, so only one address counter is provided.



19.3 DCI Module Operation

19.3.1 MODULE ENABLE

The DCI module is enabled or disabled by setting/ clearing the DCIEN control bit in the DCICON1 SFR. Clearing the DCIEN control bit has the effect of resetting the module. In particular, all counters associated with CSCK generation, frame sync and the DCI buffer control unit are reset.

The DCI clocks are shut down when the DCIEN bit is cleared.

When enabled, the DCI controls the data direction for the four I/O pins associated with the module. The PORT, LAT and TRIS register values for these I/O pins are overridden by the DCI module when the DCIEN bit is set.

It is also possible to override the CSCK pin separately when the bit clock generator is enabled. This permits the bit clock generator to operate without enabling the rest of the DCI module.

19.3.2 WORD SIZE SELECTION BITS

The WS<3:0> word size selection bits in the DCICON2 SFR determine the number of bits in each DCI data word. Essentially, the WS<3:0> bits determine the counting period for a 4-bit counter clocked from the CSCK signal.

Any data length, up to 16-bits, may be selected. The value loaded into the WS<3:0> bits is one less the desired word length. For example, a 16-bit data word size is selected when WS<3:0> = 1111.

Note:	These WS<3:0> control bits are used only in the Multi-Channel and I ² S modes. These
	bits have no effect in AC-Link mode since the data slot sizes are fixed by the protocol.

19.3.3 FRAME SYNC GENERATOR

The frame sync generator (COFSG) is a 4-bit counter that sets the frame length in data words. The frame sync generator is incremented each time the word size counter is reset (refer to **Section 19.3.2 "Word Size Selection Bits"**). The period for the frame synchronization generator is set by writing the COFSG<3:0> control bits in the DCICON2 SFR. The COFSG period in clock cycles is determined by the following formula:

EQUATION 19-1: COFSG PERIOD

Frame Length = Word Length • (FSG Value + 1)

Frame lengths, up to 16 data words, may be selected. The frame length in CSCK periods can vary up to a maximum of 256 depending on the word size that is selected.

Note: The COFSG control bits will have no effect in AC-Link mode since the frame length is set to 256 CSCK periods by the protocol.

19.3.4 FRAME SYNC MODE CONTROL BITS

The type of frame sync signal is selected using the Frame Synchronization mode control bits (COFSM<1:0>) in the DCICON1 SFR. The following operating modes can be selected:

- Multi-Channel mode
- I²S mode
- AC-Link mode (16-bit)
- AC-Link mode (20-bit)

The operation of the COFSM control bits depends on whether the DCI module generates the frame sync signal as a master device, or receives the frame sync signal as a slave device.

The master device in a DSP/Codec pair is the device that generates the frame sync signal. The frame sync signal initiates data transfers on the CSDI and CSDO pins and usually has the same frequency as the data sample rate (COFS).

The DCI module is a frame sync master if the COFSD control bit is cleared and is a frame sync slave if the COFSD control bit is set.

19.3.5 MASTER FRAME SYNC OPERATION

When the DCI module is operating as a frame sync master device (COFSD = 0), the COFSM mode bits determine the type of frame sync pulse that is generated by the frame sync generator logic.

A new COFS signal is generated when the frame sync generator resets to '0'.

In the Multi-Channel mode, the frame sync pulse is driven high for the CSCK period to initiate a data transfer. The number of CSCK cycles between successive frame sync pulses will depend on the word size and frame sync generator control bits. A timing diagram for the frame sync signal in Multi-Channel mode is shown in Figure 19-2.

In the AC-Link mode of operation, the frame sync signal has a fixed period and duty cycle. The AC-Link frame sync signal is high for 16 CSCK cycles and is low for 240 CSCK cycles. A timing diagram with the timing details at the start of an AC-Link frame is shown in Figure 19-3.

In the I^2S mode, a frame sync signal having a 50% duty cycle is generated. The period of the I^2S frame sync signal in CSCK cycles is determined by the word size and frame sync generator control bits. A new I^2S data transfer boundary is marked by a high-to-low or a low-to-high transition edge on the COFS pin.

© 2007 Microchip Technology Inc.

19.3.6 SLAVE FRAME SYNC OPERATION

When the DCI module is operating as a frame sync slave (COFSD = 1), data transfers are controlled by the Codec device attached to the DCI module. The COFSM control bits control how the DCI module responds to incoming COFS signals.

In the Multi-Channel mode, a new data frame transfer will begin one CSCK cycle after the COFS pin is sampled high (see Figure 19-2). The pulse on the COFS pin resets the frame sync generator logic.

In the I²S mode, a new data word will be transferred one CSCK cycle after a low-to-high or a high-to-low transition is sampled on the COFS pin. A rising or falling edge on the COFS pin resets the frame sync generator logic. In the AC-Link mode, the tag slot and subsequent data slots for the next frame will be transferred one CSCK cycle after the COFS pin is sampled high.

The COFSG and WS bits must be configured to provide the proper frame length when the module is operating in the Slave mode. Once a valid frame sync pulse has been sampled by the module on the COFS pin, an entire data frame transfer will take place. The module will not respond to further frame sync pulses until the data frame transfer has completed.

FIGURE 19-2: FRAME SYNC TIMING, MULTI-CHANNEL MODE






FIGURE 19-3: FRAME SYNC TIMING, AC-LINK START-OF-FRAME





19.3.7 BIT CLOCK GENERATOR

The DCI module has a dedicated 12-bit time base that produces the bit clock. The bit clock rate (period) is set by writing a non-zero 12-bit value to the BCG<11:0> control bits in the DCICON3 SFR.

When the BCG<11:0> bits are set to zero, the bit clock will be disabled. If the BCG<11:0> bits are set to a nonzero value, the bit clock generator is enabled. These bits should be set to '0' and the CSCKD bit set to '1' if the serial clock for the DCI is received from an external device.

The formula for the bit clock frequency is given in Equation 19-2.

EQUATION 19-2: BIT CLOCK FREQUENCY

$$F_{BCK} = \frac{FCY}{2 \bullet (BCG + 1)}$$

The required bit clock frequency will be determined by the system sampling rate and frame size. Typical bit clock frequencies range from 16x to 512x the converter sample rate depending on the data converter and the communication protocol that is used.

To achieve bit clock frequencies associated with common audio sampling rates, the user will need to select a crystal frequency that has an 'even' binary value. Examples of such crystal frequencies are listed in Table 19-1.

Fs (kHz)	Fcsck/Fs	Fcscк (MHz) ⁽¹⁾	Fosc (MHz)	PLL	FCY (MIPS)	BCG ⁽²⁾
8	256	2.048	8.192	4	8.192	1
12	256	3.072	6.144	8	12.288	1
32	32	1.024	8.192	8	16.384	7
44.1	32	1.4112	5.6448	8	11.2896	3
48	64	3.072	6.144	16	24.576	3

TABLE 19-1: DEVICE FREQUENCIES FOR COMMON CODEC CSCK FREQUENCIES

Note 1: When the CSCK signal is applied externally (CSCKD = 1), the external clock high and low times must meet the device timing requirements.

2: When the CSCK signal is applied externally (CSCKD = 1), the BCG<11:0> bits have no effect on the operation of the DCI module.

19.3.8 SAMPLE CLOCK EDGE CONTROL BIT

The sample clock edge (CSCKE) control bit determines the sampling edge for the CSCK signal. If the CSCK bit is cleared (default), data will be sampled on the falling edge of the CSCK signal. The AC-Link protocols and most Multi-Channel formats require that data be sampled on the falling edge of the CSCK signal. If the CSCK bit is set, data will be sampled on the rising edge of CSCK. The I²S protocol requires that data be sampled on the rising edge of the CSCK signal.

19.3.9 DATA JUSTIFICATION CONTROL BIT

In most applications, the data transfer begins one CSCK cycle after the COFS signal is sampled active. This is the default configuration of the DCI module. An alternate data alignment can be selected by setting the DJST control bit in the DCICON1 SFR. When DJST = 1, data transfers will begin during the same CSCK cycle when the COFS signal is sampled active.

19.3.10 TRANSMIT SLOT ENABLE BITS

The TSCON SFR has control bits that are used to enable up to 16 time slots for transmission. These control bits are the TSE<15:0> bits. The size of each time slot is determined by the WS<3:0> word size selection bits and can vary up to 16 bits.

If a transmit time slot is enabled via one of the TSE bits (TSEx = 1), the contents of the current transmit shadow buffer location will be loaded into the DCI Shift register and the DCI buffer control unit is incremented to point to the next location.

During an unused transmit time slot, the CSDO pin will drive '0's, or will be tri-stated during all disabled time slots, depending on the state of the CSDOM bit in the DCICON1 SFR.

The data frame size in bits is determined by the chosen data word size and the number of data word elements in the frame. If the chosen frame size has less than 16 elements, the additional slot enable bits will have no effect.

Each transmit data word is written to the 16-bit transmit buffer as left justified data. If the selected word size is less than 16 bits, then the LSbs of the transmit buffer memory will have no effect on the transmitted data. The user should write '0's to the unused LSbs of each transmit buffer location.

19.3.14 BUFFER LENGTH CONTROL

The amount of data that is buffered between interrupts is determined by the Buffer Length (BLEN<1:0>) control bits in the DCICON2 SFR. The size of the transmit and receive buffers can vary from 1 to 4 data words using the BLEN control bits. The BLEN control bits are compared to the current value of the DCI buffer control

19.3.11 RECEIVE SLOT ENABLE BITS

The RSCON SFR contains control bits that are used to enable up to 16 time slots for reception. These control bits are the RSE<15:0> bits. The size of each receive time slot is determined by the WS<3:0> word size selection bits and can vary from 1 to 16 bits.

If a receive time slot is enabled via one of the RSE bits (RSEx = 1), the DCI Shift register contents will be written to the current DCI receive shadow buffer location and the buffer control unit will be incremented to point to the next buffer location.

Data is not packed in the receive memory buffer locations if the selected word size is less than 16 bits. Each received slot data word is stored in a separate 16-bit buffer location. Data is always stored in a left justified format in the receive memory buffer.

19.3.12 SLOT ENABLE BITS OPERATION WITH FRAME SYNC

The TSE and RSE control bits operate in concert with the DCI frame sync generator. In Master mode, a COFS signal is generated whenever the frame sync generator is reset. In Slave mode, the frame sync generator is reset whenever a COFS pulse is received.

The TSE and RSE control bits allow up to 16 consecutive time slots to be enabled for transmit or receive. After the last enabled time slot has been transmitted/ received, the DCI will stop buffering data until the next occurring COFS pulse.

19.3.13 SYNCHRONOUS DATA TRANSFERS

The DCI buffer control unit will be incremented by one word location whenever a given time slot has been enabled for transmission or reception. In most cases, data input and output transfers will be synchronized, which means that a data sample is received for a given channel at the same time a data sample is transmitted. Therefore, the transmit and receive buffers will be filled with equal amounts of data when a DCI interrupt is generated.

In some cases, the amount of data transmitted and received during a data frame may not be equal. As an example, assume a two-word data frame is used. Furthermore, assume that data is only received during slot #0 but is transmitted during slot #0 and slot #1. In this case, the buffer control unit counter would be incremented twice during a data frame, but only one receive register location would be filled with data.

unit address counter. When the 2 LSbs of the DCl address counter match the BLEN<1:0> value, the buffer control unit will be reset to '0'. In addition, the contents of the Receive Shadow registers are trans-

ferred to the Receive Buffer registers and the contents of the Transmit Buffer registers are transferred to the Transmit Shadow registers.

- Note 1: DCI can trigger a DMA data transfer. If DCI is selected as a DMA IRQ source, a DMA transfer occurs when the DCIIF bit gets set as a result of a DCI transmission or reception.
 - If DMA transfers are required, the DCI TX/RX buffer must be set to a size of 1 word (i.e., BLEN<1:0> = 00).

19.3.15 BUFFER ALIGNMENT WITH DATA FRAMES

There is no direct coupling between the position of the AGU Address Pointer and the data frame boundaries. This means that there will be an implied assignment of each transmit and receive buffer that is a function of the BLEN control bits and the number of enabled data slots via the TSE and RSE control bits.

As an example, assume that a 4-word data frame is chosen and that we want to transmit on all four time slots in the frame. This configuration would be established by setting the TSE0, TSE1, TSE2 and TSE3 control bits in the TSCON SFR. With this module setup, the TXBUF0 register would naturally be assigned to slot #0, the TXBUF1 register would naturally be assigned to slot #1, and so on.

Note:	When more than four time slots are active within a data frame, the user code must keep track of which time slots are to be read/written at each interrupt. In some cases, the alignment between transmit/ receive buffers and their respective slot assignments could be lost. Examples of such cases include an emulation break- point or a hardware trap. In these situations, the user should poll the SLOT status bits to determine what data should

19.3.16 TRANSMIT STATUS BITS

There are two transmit status bits in the DCISTAT SFR.

The TMPTY bit is set when the contents of the transmit buffer registers are transferred to the transmit shadow registers. The TMPTY bit may be polled in software to determine when the transmit buffer registers may be written. The TMPTY bit is cleared automatically by the hardware when a write to one of the four transmit buffers occurs.

The TUNF bit is read-only and indicates that a transmit underflow has occurred for at least one of the transmit buffer registers that is in use. The TUNF bit is set at the time the transmit buffer registers are transferred to the transmit shadow registers. The TUNF status bit is cleared automatically when the buffer register that underflowed is written by the CPU.

19.3.17 RECEIVE STATUS BITS

There are two receive status bits in the DCISTAT SFR.

The RFUL status bit is read-only and indicates that new data is available in the receive buffers. The RFUL bit is cleared automatically when all receive buffers in use have been read by the CPU.

The ROV status bit is read-only and indicates that a receive overflow has occurred for at least one of the receive buffer locations. A receive overflow occurs when the buffer location is not read by the CPU before new data is transferred from the shadow registers. The ROV status bit is cleared automatically when the buffer register that caused the overflow is read by the CPU.

When a receive overflow occurs for a specific buffer location, the old contents of the buffer are overwritten.

Note: The receive status bits only indicate status for buffer locations that are used by the module. If the buffer length is set to less than four words, for example, the unused buffer locations will not affect the transmit status bits.

Note: The transmit status bits only indicate status for buffer locations that are used by the module. If the buffer length is set to less than four words, for example, the unused buffer locations will not affect the transmit status bits.

19.3.18 SLOT STATUS BITS

The SLOT<3:0> status bits in the DCISTAT SFR indicate the current active time slot. These bits will correspond to the value of the frame sync generator counter. The user may poll these status bits in software when a DCI interrupt occurs to determine what time slot data was last received and which time slot data should be loaded into the TXBUF registers.

19.3.19 CSDO MODE BIT

The CSDOM control bit controls the behavior of the CSDO pin during unused transmit slots. A given transmit time slot is unused if it's corresponding TSEx bit in the TSCON SFR is cleared.

If the CSDOM bit is cleared (default), the CSDO pin will be low during unused time slot periods. This mode will be used when there are only two devices attached to the serial bus.

If the CSDOM bit is set, the CSDO pin will be tri-stated during unused time slot periods. This mode allows multiple devices to share the same CSDO line in a multi-channel application. Each device on the CSDO line is configured to only transmit data during specific time slots. No two devices will transmit data during the same time slot.

19.3.20 DIGITAL LOOPBACK MODE

Digital Loopback mode is enabled by setting the DLOOP control bit in the DCICON1 SFR. When the DLOOP bit is set, the module internally connects the CSDO signal to CSDI. The actual data input on the CSDI I/O pin will be ignored in Digital Loopback mode.

19.3.21 UNDERFLOW MODE CONTROL BIT

When an underflow occurs, one of two actions can occur, depending on the state of the Underflow mode (UNFM) control bit in the DCICON1 SFR. If the UNFM bit is cleared (default), the module will transmit '0's on the CSDO pin during the active time slot for the buffer location. In this operating mode, the Codec device attached to the DCI module will simply be fed digital 'silence'. If the UNFM control bit is set, the module will transmit the last data written to the buffer location. This operating mode permits the user to send continuous data to the Codec device without consuming CPU overhead.

19.4 DCI Module Interrupts

The frequency of DCI module interrupts is dependent on the BLEN<1:0> control bits in the DCICON2 SFR. An interrupt to the CPU is generated each time the set buffer length has been reached and a shadow register transfer takes place. A shadow register transfer is defined as the time when the previously written TXBUF values are transferred to the transmit shadow registers and new received values in the receive shadow registers are transferred into the RXBUF registers.

19.5 DCI Module Operation During CPU Sleep and Idle Modes

19.5.1 DCI MODULE OPERATION DURING CPU SLEEP MODE

The DCI module has the ability to operate while in Sleep mode and wake the CPU when the CSCK signal is supplied by an external device (CSCKD = 1). The DCI module will generate an asynchronous interrupt when a DCI buffer transfer has completed and the CPU is in Sleep mode.

19.5.2 DCI MODULE OPERATION DURING CPU IDLE MODE

If the DCISIDL control bit is cleared (default), the module will continue to operate normally even in Idle mode. If the DCISIDL bit is set, the module will halt when Idle mode is asserted.

19.6 AC-Link Mode Operation

The AC-Link protocol is a 256-bit frame with one 16-bit data slot, followed by twelve 20-bit data slots. The DCI module has two operating modes for the AC-Link protocol. These operating modes are selected by the COFSM<1:0> control bits in the DCICON1 SFR. The first AC-Link mode is called '16-bit AC-Link mode' and is selected by setting COFSM<1:0> = 10. The second AC-Link mode is called '20-bit AC-Link mode' and is selected by setting COFSM<1:0> = 11.

19.6.1 16-BIT AC-LINK MODE

In the 16-bit AC-Link mode, data word lengths are restricted to 16 bits. Note that this restriction only affects the 20-bit data time slots of the AC-Link protocol. For received time slots, the incoming data is simply truncated to 16 bits. For outgoing time slots, the four Least Significant bits of the data word are set to '0' by the module. This truncation of the time slots limits the ADC and DAC data to 16 bits but permits proper data alignment in the TXBUF and RXBUF registers. Each RXBUF and TXBUF register will contain one data time slot value.

19.6.2 20-BIT AC-LINK MODE

The 20-bit AC-Link mode allows all bits in the data time slots to be transmitted and received but does not maintain data alignment in the TXBUF and RXBUF registers.

The 20-bit AC-Link mode functions similar to the Multi-Channel mode of the DCI module, except for the duty cycle of the frame synchronization signal. The AC-Link frame synchronization signal should remain high for 16 CSCK cycles and should be low for the following 240 cycles.

The 20-bit mode treats each 256-bit AC-Link frame as sixteen, 16-bit time slots. In the 20-bit AC-Link mode, the module operates as if COFSG<3:0> = 1111 and WS<3:0> = 1111. The data alignment for 20-bit data slots is ignored. For example, an entire AC-Link data frame can be transmitted and received in a packed fashion by setting all bits in the TSCON and RSCON SFRs. Since the total available buffer length is 64 bits, it would take 4 consecutive interrupts to transfer the AC-Link frame. The application software must keep track of the current AC-Link frame segment.

19.7 I²S Mode Operation

The DCI module is configured for I^2S mode by writing a value of '01' to the COFSM<1:0> control bits in the DCICON1 SFR. When operating in the I^2S mode, the DCI module will generate frame synchronization signals with a 50% duty cycle. Each edge of the frame synchronization signal marks the boundary of a new data word transfer.

The user must also select the frame length and data word size using the COFSG and WS control bits in the DCICON2 SFR.

19.7.1 I²S FRAME AND DATA WORD LENGTH SELECTION

The WS and COFSG control bits are set to produce the period for one half of an I^2S data frame. That is, the frame length is the total number of CSCK cycles required for a left or right data word transfer.

The BLEN bits must be set for the desired buffer length. Setting BLEN<1:0> = 01 will produce a CPU interrupt, once per I^2S frame.

19.7.2 I²S DATA JUSTIFICATION

As per the I²S specification, a data word transfer will, by default, begin one CSCK cycle after a transition of the WS signal. A 'Most Significant bit left justified' option can be selected using the DJST control bit in the DCICON1 SFR.

If DJST = 1, the I^2S data transfers will be MSb left justified. The MSb of the data word will be presented on the CSDO pin during the same CSCK cycle as the rising or falling edge of the COFS signal. The CSDO pin is tri-stated after the data word has been sent.

R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DCIEN		DCISIDL	—	DLOOP	CSCKD	CSCKE	COFSD
bit 15							bi
DAMO	DAALO	DAMO				DAMA	R/W-0
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	
UNFM	CSDOM	DJST		_		COFS	M<1:0>
bit 7							bi
Legend:							
R = Readable	e bit	W = Writable bi	t	U = Unimpler	mented bit, read	l as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
bit 14	1 = Module is 0 = Module is Reserved: R	disabled					
bit 13	DCISIDL: DC	I Stop in Idle Co	ntrol bit				
	1 = Module w	rill halt in CPU ld rill continue to op	le mode	PU Idle mode			
bit 12	Reserved: R	ead as '0'					
bit 11	DLOOP: Digi	tal Loopback Mo	de Control	bit			
		opback mode is opback mode is		SDI and CSDO	pins internally	connected.	
bit 10		nple Clock Direct					
		n is an input whe n is an output wh					
bit 9		ple Clock Edge					
		nges on serial clo nges on serial clo					
bit 8		ne Synchronizati					
		n is an input whe n is an output wh					
bit 7		rflow Mode bit					
		last value written '0's on a transmi			n a transmit un	derflow	
bit 6	CSDOM: Ser	ial Data Output N	/lode bit				
		n will be tri-stated n drives '0's durir					
bit 5	DJST: DCI D	ata Justification (Control bit				
	synchror	nsmission/recepti nization pulse					
hit 4 0		ismission/recept	ion is begu	n one serial cloo	x cycle after fra	ame synchroniz	ation puise
bit 4-2 bit 1-0	Reserved: R		lada hita				
	11 = 20-bit A	Frame Sync N C-Link mode					
	10 = 16-bit A						
		ne Sync mode					
		annel Frame Sy					

				GISTER 2			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0
	_	—		BLEN	N<1:0>		COFSG3
bit 15							bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	COFSG<2:0>		_		WS	<3:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 9 bit 8-5	10 = Three da 01 = Two dat 00 = One dat Reserved: Re COFSG<3:0> 1111 = Data 0010 = Data 0001 = Data	ata words will be a words will be a word will be b	e buffered bet buffered bet uffered betw Generator Co ords rds rds	veen interrupts			
bit 4	Reserved: R	ead as '0'					
bit 3-0	1111 = Data • • • • • • • • • • • • • • • • • •		bits its its o not use. U	nexpected resu nexpected resu			

REGISTER 1	9-3: DCIC	ON3: DCI CON		GISTER 3					
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	— — — BCG<11:8>								
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			BCC	G<7:0>					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, rea	ad as '0'			
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					

bit 15-12 **Reserved:** Read as '0'

bit 11-0 BCG<11:0>: DCI bit Clock Generator Control bits

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
_	—	—	_		SLO	Γ<3:0>	
bit 15							
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
_	—	—	—	ROV	RFUL	TUNF	TMPT
bit 7							
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
_n -n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unk	nown
	•						
	0001 = Slot ;	#2 is currently a #1 is currently a	active				
bit 7-4	0001 = Slot ;	#1 is currently a #0 is currently a	active				
bit 7-4 bit 3	0001 = Slot ; 0000 = Slot ; Reserved: R	#1 is currently a #0 is currently a	active active				
	0001 = Slot ; 0000 = Slot ; Reserved: R ROV: Receiv 1 = A receive	 #1 is currently a #0 is currently a ead as '0' e Overflow Sta 	active active tus bit occurred for at	t least one rece	ive register		
	0001 = Slot a 0000 = Slot a Reserved: R ROV: Receive 0 = A receive RFUL: Receive 1 = New data	#1 is currently a #0 is currently a ead as '0' e Overflow Sta e overflow has o	active active tus bit occurred for at not occurred Status bit the receive re		ive register		
bit 3	0001 = Slot a 0000 = Slot a Reserved: R ROV: Receive 0 = A receive RFUL: Recei 1 = New data 0 = The rece TUNF: Trans	 #1 is currently a #0 is currently a #0 is currently a #0 is currently a #0 overflow State # overflow has a # overflow has a<!--</td--><td>active active tus bit occurred for af not occurred Status bit the receive re ave old data erflow Status b</td><td>egisters pit</td><td></td><td></td><td></td>	active active tus bit occurred for af not occurred Status bit the receive re ave old data erflow Status b	egisters pit			
bit 3 bit 2	0001 = Slot a 0000 = Slot a Reserved: R ROV: Receive 0 = A receive RFUL: Receive 1 = New data 0 = The receive TUNF: Trans 1 = A transm	 #1 is currently a #0 is currently a #0 is currently a #0 is currently a #0 overflow State # overflow has a # overflow has a<!--</td--><td>active active tus bit occurred for at not occurred Status bit the receive re ave old data erflow Status b s occurred for</td><td>egisters bit at least one tra</td><td></td><td></td><td></td>	active active tus bit occurred for at not occurred Status bit the receive re ave old data erflow Status b s occurred for	egisters bit at least one tra			
bit 3 bit 2	0001 = Slot a 0000 = Slot a Reserved: R ROV: Receive 0 = A receive RFUL: Receive 1 = New data 0 = The receive TUNF: Trans 1 = A transm 0 = A transm TMPTY: Trans	 #1 is currently a #0 overflow State #0 overflow has a #1 overflow has a 	active active tus bit occurred for at not occurred Status bit the receive re ave old data erflow Status b s occurred for s not occurred opty Status bit	egisters bit at least one tra l			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8
bit 15					·	·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown

REGISTER 19-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

bit 15-0 RSE<15:0>: Receive Slot Enable bits

1 = CSDI data is received during the individual time slot n

0 = CSDI data is ignored during the individual time slot n

REGISTER 19-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8	
	·		•		•	bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0	
·					·	bit C	
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
	TSE14 R/W-0 TSE6	TSE14 TSE13 R/W-0 R/W-0 TSE6 TSE5 bit W = Writable	TSE14TSE13TSE12R/W-0R/W-0R/W-0TSE6TSE5TSE4bitW = Writable bit	TSE14 TSE13 TSE12 TSE11 R/W-0 R/W-0 R/W-0 R/W-0 TSE6 TSE5 TSE4 TSE3 bit W = Writable bit U = Unimpler	TSE14 TSE13 TSE12 TSE11 TSE10 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TSE6 TSE5 TSE4 TSE3 TSE2 bit W = Writable bit U = Unimplemented bit, read	TSE14TSE13TSE12TSE11TSE10TSE9R/W-0R/W-0R/W-0R/W-0R/W-0R/W-0TSE6TSE5TSE4TSE3TSE2TSE1bitW = Writable bitU = Unimplemented bit, read as '0'	

bit 15-0

TSE<15:0>: Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during the individual time slot n

0 = CSDO pin is tri-stated or driven to logic '0', during the individual time slot, depending on the state of the CSDOM bit

20.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note:	This data sheet summarizes the features
	of this group
	of dsPIC33FJXXXGPX06/X08/X10
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to the "dsPIC33F Family
	Reference Manual" . Please refer to the
	Microchip web site (www.microchip.com)
	for the latest dsPIC33F Family Reference
n	Manual sections.

The dsPIC33FJXXXGPX06/X08/X10 devices have up to 32 ADC input channels. These devices also have up to 2 ADC modules (ADCx, where 'x' = 1 or 2), each with its own set of

Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

20.1 Key Features

The 10-bit ADC configuration has the following key features:

- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- · Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- · Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These

voltage reference inputs may be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the ADC is shown in Figure 20-1.

20.2 ADC Initialization

The following configuration steps should be performed.


- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<5:0>)
 - d) Determine how many S/H channels will be used (ADxCON2<9:8> and ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>)
 - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>)
 - g) Turn on ADC module (ADxCON1<15>)
- 2. Configure ADC interrupt (if required):
 - a) Clear the ADxIF bit
 - b) Select ADC interrupt priority


20.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.







EQUATION 20-1: ADC CONVERSION CLOCK PERIOD

 $T_{AD} = T_{CY}(ADCS + 1)$ $ADCS = \frac{T_{AD}}{T_{CY}} - 1$









REGISTER 2	0-1: ADXCO	JN1: ADCX C	CONTROL RE	GISTER 1 (where $x = 1$ c	or 2)	
R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	_	AD12B	FORM	1<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE
bit 7							bit (
Legend:		HC = Cleared	by hardware	HS = Set by I	hardware		
R = Readable	bit	W = Writable	-	-	mented bit, rea	d as '0'	
-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15		Operating Mod dule is operatin ff					
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	ADSIDL: Stop	o in Idle Mode I	oit				
			eration when de		lle mode		
bit 12	ADDMABM:	DMA Buffer Bu	ild Mode bit				
	DMA cha 0 = DMA buff	nnel that is the ers are written	same as the a in Scatter/Gath	address used for the second terms and the second terms and the second terms and the second terms are second to the second terms are second ter	or the non-DM/ module will pro	ill provide an a A stand-alone b vide a scatter/g size of the DM	ouffer. ather address
bit 11	Unimplemen	ted: Read as '	0'				
bit 10	AD12B: 10-bi	t or 12-bit Ope	ration Mode bit	t			
		channel ADC o channel ADC o	•				
bit 9-8	FORM<1:0>:	Data Output F	ormat bits				
	10 = Fractiona 01 = Signed in 00 = Integer (<u>For 12-bit ope</u> 11 = Signed f 10 = Fractiona	ractional (Dou ⁻ al (Dout = ddd nteger (Dout = Dout = 0000 <u>eration:</u> ractional (Dou ⁻ al (Dout = ddd	id dddd dd00 ssss sssd 00dd dddd c F = sddd dddo id dddd dddo) 0000) dddd dddd, v dddd) d dddd 0000 d 0000)	, where s = .No where s = .NO , where s = .No where s = .No	ſ.d<9>) OT.d<11>)	
	00 = Integer (DOUT = 0000	dddd dddd d	lddd)		,	
bit 7-5		-	Source Select		on (outo como	(r+)	
	110 = Reserv 101 = Reserv 100 = Reserv	ed ed ed	sampling and s		on (auto-conve	э п)	

011 = MPWM interval ends sampling and starts conversion

Unimplemented: Read as '0'

000 = Clearing sample bit ends sampling and starts conversion

001 = Active transition on INTx pin ends sampling and starts conversion

010 = GP timer (Timer3 for ADC1, Timer5 for ADC2) compare ends sampling and starts conversion

REGISTER 20-1: ADxCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2)

bit 4

REGISTER 20-1: ADxCON1: ADCx CONTROL REGISTER 1 (CONTINUED)(where x = 1 or 2)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x) When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set. 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
neet4U.com	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed. 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

REGISTER 20-2: ADxCON2: ADCx CONTROL REGISTER 2 (where x = 1 or 2)

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG<2:0>		—	_	CSCNA	CHPS	S<1:0>
bit 15							bit
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—		SMPI	<3:0>		BUFM	ALTS
bit 7							bit
Legend:							
R = Readable	bit W	= Writabl	e bit	U = Unimple	mented bit, rea	id as '0'	
n = Value at	POR '1'	' = Bit is s	et	'0' = Bit is cl	eared	x = Bit is unki	nown
bit 15-13	VCFG<2:0>: Co	nverter Vo	Itage Reference	Configuration	n bits		
	ADR	EF+	ADREF-				
	000 Avi	DD	Avss				
	001 External		Avss	_			
	010 AVI		External VREF-	_			
	011 External		External VREF- Avss	_			
	II	I					
bit 12-11Unimplemented: Read as '0'bit 10CSCNA: Scan Input Selections for CH0+ during Sample A bit							
DIE TO	1 = Scan inputs 0 = Do not scan		uons for CHU+ a	uning Sample	A DIL		
oit 9-8	CHPS<1:0>: Sel	•	nels I Itilized hits				
	When AD12B =				d, Read as '0'		
	1x = Converts C 01 = Converts C 00 = Converts C	CH0, CH1, CH0 and C	CH2 and CH3	•	,		
oit 7	BUFS: Buffer Fill		t (only valid whe	h BUFM = 1			
	1 = ADC is curre 0 = ADC is curre	ently filling	second half of b	ouffer, user sh			
oit 6	Unimplemented						
oit 5-2	SMPI<3:0>: Sele	ects Increr		IA Addresses	bits or number	of sample/conv	version
	1111 = Increme	nts the [OMA address o	or generates	interrupt after	completion o	of every 16
	1110 = Increme	nts the E	n operation DMA address o n operation	r generates	interrupt after	completion o	of every 15
	•						
	0001 = Increme sample/c		DMA address o operation	or generates	interrupt after	r completion o	of every 2r
	0000 = Increme	nts the		or generat	es interrupt	after completion	on of eve
	BUFM: Buffer Fil	I Mode Se	elect bit				
pit 1	<u> </u>	first half a	f huffor on first in	terrupt and se	econd half of th	e buffer on nex	t interrupt
bit 1	 1 = Starts filling 0 = Always start 						
bit 1 bit 0		s filling bu	ffer from the beg	jinning			

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC		—			SAMC<4:0	>	
bit 15							bit
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			ADCS	S<5:0>		
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimpler	mented bit, re	ad as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
	11111 = 31	Tad					
bit 7-6		ented: Read as '()'				
bit 5-0	ADCS<5:0>	-: ADC Conversion	on Clock Sele	ect bits			
	111111 = T •	Гсү · (ADCS<7:0	> + 1) = 64 ·	Tcy = Tad			
	•						
	• 000010 = T	Гсу · (ADCS<7:0	> + 1) = 3 · 1	Γcy = Tad			

REGISTER 20-4: ADxCON4: ADCx CONTROL REGISTER 4										
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	_	—	—	—			
bit 15 bit 8										
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—	—	—	_	—	DMABL<2:0>					
bit 7							bit 0			
Legend:										
R = Readable	= Readable bit W = Writable bit		pit	U = Unimplemented bit, read as '0'						
n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

REGISTER 2	0-5: ADx(CHS123: ADCx	INPUT CH	ANNEL 1, 2,	3 SELECT RE	GISTER			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	_	—			CH123N	NB<1:0>	CH123SB		
bit 15							bit		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
_	—	_	—		CH123N	VA<1:0>	CH123SA		
bit 7		· · ·		·			bit		
Legend:									
R = Readable	bit	W = Writable b	it	U = Unimple	mented bit, rea	d as '0'			
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared x = Bit is unknown				
bit 10-9 bit 8	When AD12 11 = CH1 n 10 = CH1 n 0x = CH1, 0 CH123SB: When AD12 1 = CH1 po	1:0>: Channel 1, 2 2B = 1, CHxNB is egative input is AN egative input is AN CH2, CH3 negative Channel 1, 2, 3 Po 2B = 1, CHxSA is sitive input is AN3	: U-0, Unim N9, CH2 neg N6, CH2 neg e input is VR positive Input : U-0, Unim , CH2 positiv	plemented, Re pative input is A pative input is A EF- Select for Sam plemented, Re ve input is AN4	ead as '0' N10, CH3 nega N7, CH3 negati ple B bit ead as '0' , CH3 positive in	tive input is A ve input is AN			
bit 7-3		sitive input is AN0 ented: Read as '0'	•	ve input is AN1	, CH3 positive i	nput is Ainz			
bit 2-1	-	1:0>: Channel 1, 2		e Input Select f	or Sample A bit	S			
	When AD12 11 = CH1 n 10 = CH1 n	2B = 1, CHxNA is egative input is AN egative input is AN CH2, CH3 negative	: U-0, Unim \9, CH2 neg \6, CH2 neg	plemented, Re pative input is A pative input is A	ead as 'o' N10, CH3 nega	itive input is A			
bit 0		Channel 1, 2, 3 Po	•		•				
	When AD12	2B = 1, CHxSA is	: U-0, Unim	plemented, Re	ad as '0'				

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5

0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

						DANA	
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB					CH0SB<4:0>	>	
bit 15							bit
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA					CH0SA<4:0>	>	
bit 7							bit
Legend:							
R = Readable bit W = Writab		W = Writable b	it	U = Unimpler	mented bit, rea	ad as '0'	
_n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	CH0NB: Cha	annel 0 Negative	Input Select	for Sample B b	it		
	Same definit	tion as bit 7.					
bit 14-13	Unimpleme	nted: Read as '0	,				
bit 12-8	CH0SB<4:0	>: Channel 0 Pos	sitive Input S	elect for Sample	e B bits		
	Same definit	tion as bit<4:0>.					
bit 7	CH0NA: Cha	annel 0 Negative	Input Select	for Sample A b	it		
		0 negative input	•	•			
		0 negative input					
bit 6-5	Unimpleme	nted: Read as '0	,				
bit 4-0	CH0SA<4:0	>: Channel 0 Pos	sitive Input S	elect for Sample	e A bits		
				. '			

11111 = Channel 0 positive input is AN31

11110 = Channel 0 positive input is AN30

00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1

00000 = Channel 0 positive input is AN0

n = Value at POR		'1' = Bit is set	<i>///</i>	'0' = Bit is cleared		x = Bit is unknown	
R = Readable	hit	W = Writable b	bit	U = Unimpler	nented bit, rea	id as '0'	
Legend:							
bit 7							bit 0
			00010	00010			
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
	00000	00029	00020	00027	00020	00020	
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 20-7: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH⁽¹⁾

bit 15-0 CSS<31:16>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices without 32 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert ADREF-.

REGISTER 20-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<15:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert ADREF.

REGISTER 20-9: AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24		
bit 15 bit 8									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16		
bit 7	•		•				bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

0 **PCFG<31:16>:** ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 port Configuration register exists.

REGISTER 20-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** On devices with two analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.

NOTES:

vww.DataSheet4U.com

21.0 SPECIAL FEATURES

Note:	This data sheet summarizes the features
	of this group
	of dsPIC33FJXXXGPX06/X08/X10
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to the "dsPIC33F Family
	Reference Manual" . Please refer to the
	Microchip web site (www.microchip.com)
	for the latest dsPIC33F Family Reference
	Manual sections.

dsPIC33FJXXXGPX06/X08/X10 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard™ Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

21.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 21-1.

The individual Configuration bit descriptions for the FBS, FSS, FGS, FOSCSEL, FOSC, FWDT, FPOR and FICD Configuration registers are shown in Table 21-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using table reads and table writes.

The upper byte of all device Configuration registers should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS<	RBS<1:0> — — BSS<2:0>			BWRP			
0xF80002	FSS	RSS<	1:0>		—	SSS<2:0>		SWRP	
0xF80004	FGS	—	—	—	—		GSS1	GSS0	GWRP
0xF80006	FOSCSEL	IESO	—	—	—	-	FNOSC<2:0>		•
0xF80008	FOSC	FCKSM	<1:0>		—	_	OSCIOFNC POSCMD<1		ID<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	—	WDTPRE		WDTPOST<3:0>		
0xF8000C	FPOR	—	—	—	—	— FPWRT<2:0>			•
0xF8000E	RESERVED3		Reserved ⁽¹⁾						
0xF80010	FUID0		User Unit ID Byte 0						
0xF80012	FUID1	User Unit ID Byte 1							
0xF80014	FUID2	User Unit ID Byte 2							
0xF80016	FUID3	User Unit ID Byte 3							

TABLE 21-1: DEVICE CONFIGURATION REGISTER MAP

Note 1: These reserved bits read as '1' and must be programmed as '1'.

2: Unimplemented bits are read as '0'.

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	 Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment Boot space is 1K IW less VS 110 = Standard security; boot program Flash segment starts at End of VS, ends at 0007FEh 010 = High security; boot program Flash segment starts at End of VS, ends at 0007FEh Boot space is 4K IW less VS
		 101 = Standard security; boot program Flash segment starts at End of VS, ends at 001FFEh 001 = High security; boot program Flash segment starts at End of VS, ends at 001FFEh Boot space is 8K IW less VS 100 = Standard security; boot program Flash segment starts at End of VS, ends at 003FFEh 000 = High security; boot program Flash segment starts at End of VS, ends at 003FFEh
RBS<1:0>	FBS	Boot Segment RAM Code Protection 10 = No Boot RAM defined 10 = Boot RAM is 128 Bytes 01 = Boot RAM is 256 Bytes 00 = Boot RAM is 1024 Bytes
SWRP	FSS	Secure Segment Program Flash Write Protection 1 = Secure segment may be written 0 = Secure segment is write-protected.

TABLE 21-2: dsPIC33FJXXXGPX06/X08/X10 CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description
SSS<2:0>	FSS	Secure Segment Program Flash Code Protection Size
		(FOR 128K and 256K DEVICES) x11 = No Secure program Flash segment
		Secure space is 8K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE 010 = High security; secure program Flash segment starts at End of BS, ends at
		0x003FFE
		Secure space is 16K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x007FFE 001 = High security; secure program Flash segment starts at End of BS, ends at
		0x007FFE
		Secure space is 32K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 0x00FFFE 000 = High security; secure program Flash segment starts at End of BS, ends at
		0x00FFFE
		(FOR 64K DEVICES) x11 = No Secure program Flash segment
		Secure space is 4K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x001FFE 010 = High security; secure program Flash segment starts at End of BS, ends at
		0x001FFE
		Secure space is 8K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		001 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		Secure space is 16K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS,
		 ends at 007FFEh 000 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0>	FSS	Secure Segment RAM Code Protection 10 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security; general program Flash segment starts at End of SS, ends at EOM 0x = High security; general program Flash segment starts at End of SS, ends at
GWRP	FGS	EOM General Segment Write-Protect bit 1 = User program memory is not write-protected
		0 = User program memory is write-protected

TABLE 21-2: dsPIC33FJXXXGPX06/X08/X10 CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
IESO	FOSCSEL	Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready.
		 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:02	> FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 0001 = 1:2 0000 = 1:1
Reserved	RESERVED3, FPOR	Reserved (either read as '1' and write as '1', or read as '0' and write as '0')
_	FGS, FOSC- SEL, FOSC, FWDT, FPOR	Unimplemented (read as '0', write as '0')

TABLE 21-2: dsPIC33FJXXXGPX06/X08/X10 CONFIGURATION BITS DESCRIPTION (CONTINUED)

21.2 On-Chip Voltage Regulator


All of the dsPIC33FJXXXGPX06/X08/X10 devices power their core digital logic at a nominal 2.5V. This

may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJXXXGPX06/X08/X10 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VDDCORE/VCAP pin (Figure 21-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in **TABLE 24-13: "Internal Voltage Regulator Specifications"** located in **Section 24.1 "DC Characteristics"**.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 21-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



21.3 BOR: Brown-Out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated voltage VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit, if enabled, continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

21.4 Watchdog Timer (WDT)

For dsPIC33FJXXXGPX06/X08/X10 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TwDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The CLRWDT and PWRSAV instruction	IS
	clear the prescaler and postscaler count	ts
	when executed.	

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.




FIGURE 21-2: WDT BLOCK DIAGRAM

21.5 JTAG Interface

dsPIC33FJXXXGPX06/X08/X10 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

21.6 Code Protection and CodeGuard™ Security

The dsPIC33F product families offer the advanced implementation of CodeGuard[™] Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard[™] Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note:	Refer to "CodeGuard Security Reference
	Manual" (DS70180) for further information
	on usage, configuration and operation of
	CodeGuard Security.

21.7 In-Circuit Serial Programming

dsPIC33FJXXXGPX06/X08/X10 family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "*dsPIC33F/PIC24H Flash Programming Specification*" (DS70152) document for details about ICSP.

Any 1 out of 3 pairs of programming clock/data pins may be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

21.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the EMUCx (Emulation/Debug Clock) and EMUDx (Emulation/Debug Data) pin functions.

Any 1 out of 3 pairs of debugging clock/data pins may be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS, PGC, PGD and the EMUDx/EMUCx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

NOTES:

vww.DataSheet4U.com

22.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of this group of dsPIC33FJXXXGPX06/ X08/X10 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F Family Reference Manual"*. Please refer to the Microchip web site (www.microchip.com) for the latest dsPIC33F Family Reference Manual sections.

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 22-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 22-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the "dsPIC30F/33F Programmer's Reference Manual" (DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal $\in \{016384\}$
lit16	16-bit unsigned literal $\in \{065535\}$
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, may be blank
OA, OB, SA, SB	DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)

TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

TABLE 22-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)
-------------	---

Field	Description		
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}		
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}		
Wn	One of 16 working registers ∈ {W0W15}		
Wnd One of 16 destination working registers \in {W0W15}			
Wns One of 16 source working registers ∈ {W0W15}			
WREG W0 (working register used in file register instructions)			
Ws Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }			
Wso Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }			
Wx	X data space prefetch address register for DSP instructions ∈ {[W8]+ = 6, [W8]+ = 4, [W8]+ = 2, [W8], [W8]- = 6, [W8]- = 4, [W8]- = 2, [W9]+ = 6, [W9]+ = 4, [W9]+ = 2, [W9], [W9]- = 6, [W9]- = 4, [W9]- = 2, [W9 + W12], none}		
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}		
Wy Y data space prefetch address register for DSP instructions ∈ {[W10]+ = 6, [W10]+ = 4, [W10]+ = 2, [W10], [W10]- = 6, [W10]- = 4, [W10]- [W11]+ = 6, [W11]+ = 4, [W11]+ = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = [W11 + W12], none}			
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}		

TABLE 22-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SE
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SE
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
U.com		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
1		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE, Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT, Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA, Expr	Branch if Accumulator A overflow	1	1 (2)	None
		BRA	OB, Expr	Branch if Accumulator B overflow	1	1 (2)	None
		BRA	OV, Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA,Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	-	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	SB, Expr	Branch Unconditionally	1	2	None
			Expr	Branch if Zero	1		
		BRA	Z,Expr			1 (2)	None
7	DOPE	BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
0	DON	BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
<u> </u>		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None

Ba: Ins #	tr Assembly		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
om		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,S
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Slee
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – \overline{C})	1	1	C,DC,N,OV,
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV
		DEC2	f,WREG	WREG = $f - 2$	1	1	C,DC,N,OV
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flag Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OA SA,SB,SA
33 J.com	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OA SA,SB,SA
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV
	INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV	
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OA SA,SB,SA
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply and Accumulate	1	1	OA,OB,OA SA,SB,SA
		MAC	AWB Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OA SA,SB,SA
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Wns,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
	1	MOV.D	ws, wild		<u> </u>	4	NUTE

Base Instr #Assembly Mnemonic48MPY		Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
		MPY Wm*Wn,Ad	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB SA,SB,SAB
		MPY Wm*Wm,Ad	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAE SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ad	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAE SA,SB,SAE
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OA SA,SB,SA
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54 POP	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Slee
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Ŵn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE	#1:+10 m	Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62 63	RETURN	RETURN	f	Return from Subroutine f = Rotate Left through Carry f	1	3 (2) 1	None C,N,Z
00	RLC	RLC	f f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z C,N,Z
		RLC	Ws,Wd	Web = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flag Affected
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
. 7.0 om	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OA SA,SB,SA
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OA SA,SB,SA
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Асс	Subtract Accumulators	1	1	OA,OB,OA SA,SB,SA
		SUB	f	f = f – WREG	1	1	C,DC,N,OV
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV
		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV
		SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C,DC,N,OV
		SUBB	#lit10,Wn	$Wn = Wn - Iit10 - (\overline{C})$	1	1	C,DC,N,OV
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

23.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

23.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

23.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline
- www.DataSheet4U.assembly code
 - Conditional assembly for multi-purpose source files
 - Directives that allow complete control over the assembly process

23.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

23.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

23.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

23.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

23.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

23.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC[®] and MCU devices. It debugs and programs PIC[®] and dsPIC[®] Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

23.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

23.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

23.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

23.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

23.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

24.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXGPX06/X08/X10 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJXXXGPX06/X08/X10 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings^(Note 1)

Ambient temperature under bias	40°C to +85°C
Storage temperature	
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
^{or} Voltage on any digital-only pin with respect to Vss	-0.3V to +5.6V
Voltage on VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin (Note 2)	250 mA
Maximum output current sunk by any I/O pin (Note 3)	4 mA
Maximum output current sourced by any I/O pin (Note 3)	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 2)	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 24-2).
 - **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins, which are able to sink/source 12 mA.

24.1 DC Characteristics

TABLE 24-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temp Range	Max MIPS
Characteristic	(in Volts)	(in °C)	dsPIC33FJXXXGPX06/X08/X10
DC5	3.0-3.6V	-40°C to +85°C	40

TABLE 24-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Мах	Unit
dsPIC33FJXXXGPX06/X08/X10					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
^{4 J.com} Operating Ambient Temperature Range	TA	-40	—	+85	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	I	Pint + Pi/c)	W
Maximum Allowed Power Dissipation	PDMAX	(Tj — Ta)/θja			W

TABLE 24-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θја	48.4		°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θја	52.3	_	°C/W	1
Package Thermal Resistance, 80-pin TQFP (12x12x1 mm)	θја	38.7	—	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θја	38.3		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 24-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Operati	ng Voltag	e						
DC10	Supply V	/oltage						
	Vdd		3.0	_	3.6	V		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.1	1.3	1.8	V		
DC16	VPOR	VDD Start Voltage⁽⁴⁾ to ensure internal Power-on Reset signal	—	_	Vss	V		
DC17	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.03		_	V/ms	0-3.0V in 0.1s	
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25		2.75	V	Voltage is dependent on load, temperature and VDD	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: VDD core voltage must remain at Vss for a minimum of 200 μs to ensure POR.

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Units Conditions				
Operating Cur	rent (IDD) ⁽²⁾							
DC20d	24	29	mA	-40°C				
DC20	27	30	mA	+25°C	3.3V	10 MIPS		
DC20a	27	31	mA	+85°C				
DC21d	36	42	mA	-40°C				
DC21	37	42	mA	+25°C	3.3V	16 MIPS 20 MIPS		
DC21a	38	43	mA	+85°C				
DC22d	43	50	mA	-40°C				
DC22	46	51	mA	+25°C	3.3V			
DC22a	46	52	mA	+85°C				
DC23d	61	70	mA	-40°C				
DC23	65	70	mA	+25°C	3.3V	30 MIPS		
DC23a	65	71	mA	+85°C				
DC24d	83	88	mA	-40°C		40 MIPS		
DC24	84	88	mA	+25°C	3.3V			
DC24a	84	89	mA	+85°C				

TABLE 24-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Мах	Units					
Idle Current (I	DLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾				
DC40d	3	7	mA	-40°C				
DC40	3	7	mA	+25°C	3.3V	10 MIPS		
DC40a	3	8	mA	+85°C				
DC40d	5	10	mA	-40°C				
DC41	5	10	mA	+25°C	3.3V	16 MIPS		
DC41a	6	11	mA	+85°C				
DC42d	9	12	mA	-40°C		20 MIPS		
DC42	9	15	mA	+25°C	3.3V			
DC42a	10	16	mA	+85°C]			
DC43d	15	17	mA	-40°C				
DC43	15	21	mA	+25°C	3.3V	30 MIPS		
DC43a	15	22	mA	+85°C				
DC44d	16	21	mA	-40°C				
DC44	16	23	mA	+25°C	3.3V	40 MIPS		
DC44a	16	24	mA	+85°C				

TABLE 24-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

TABLE 24-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions						
Power-Down Current (IPD) ⁽²⁾										
DC60d	290	963	μA	-40°C						
DC60	293	988	μA	+25°C	3.0V	Base Power-Down Current ^(3,4)				
DC60a	317	990	μA	+85°C						
DC61d	8	13	μA	-40°C						
DC61	10	15	μA	+25°C	3.0V	Watchdog Timer Current: ∆IwDT ⁽³⁾				
DC61a	12	20	μA	+85°C						

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off.

3: The △ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

TABLE 24-8:	DC CHARACTERISTICS: DOZE CURRENT (IDOZE)
--------------------	--

DC CHARACTERI	STICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Parameter No. Typical ⁽¹⁾ Max			Doze Ratio	Units	Conditions			
DC73a	25	32	1:2					
DC73f	23	27	1:64	mA -40°C				
DC73g	23	26	1:128	40 0				
DC70a	42	47	1:2					
DC70f	26	27	1:64	mA +25°C	3.3V 40 MIPS			
DC70g	25	27	1:128	.20 0				
DC71a	41	48	1:2					
DC71f	25	28	1:64	mA +85°C				
DC71g	24	28	1:128					

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

DC CHA	RACTER	ISTICS	(unless	otherwi	se stated)	3.0V to 3.6V TA \leq +85°C for Industrial
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 VDD	V	
DI15		MCLR	Vss	—	0.2 VDD	V	
DI16		OSC1 (XT mode)	Vss	—	0.2 VDD	V	
DI17		OSC1 (HS mode)	Vss	—	0.2 VDD	V	
DI18		SDAx, SCLx	Vss	—	0.3 VDD	V	SMbus disabled
DI19		SDAx, SCLx	Vss	—	0.2 VDD	V	SMbus enabled
DI20	Vih	Input High Voltage I/O pins:					
		with analog functions digital-only	0.8 VDD 0.8 VDD	_	Vdd 5.5	V V	
DI25		MCLR	0.8 Vdd	—	Vdd	V	
DI26		OSC1 (XT mode)	0.7 Vdd	—	Vdd	V	
DI27		OSC1 (HS mode)	0.7 Vdd	—	Vdd	V	
DI28		SDAx, SCLx	0.7 Vdd	—	Vdd	V	SMbus disabled
DI29		SDAx, SCLx	0.8 Vdd	—	Vdd	V	SMbus enabled
DI30	ICNPU	CNx Pull-up Current	50	250	400	μA	VDD = 3.3V, VPIN = VSS
	lı∟	Input Leakage Current ^(2,3)				•	
DI50		I/O ports	_	_	±2	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance
DI51		Analog Input Pins	_	—	±1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51A		Analog Input Pins	_	—	±2	μA	Analog pins shared with external reference pins
DI55		MCLR	—	_	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	—	—	±2	μΑ	VSS \leq VPIN \leq VDD, XT and HS modes

TABLE 24-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

TABLE 24-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
	Vol	Output Low Voltage					
DO10		I/O ports	—	—	0.4	V	Iol = 2 mA, VDD = 3.3V
DO16		OSC2/CLKO	—		0.4	V	Iol = 2 mA, VDD = 3.3V
	Voн	Output High Voltage					
DO20		I/O ports	2.40	—	—	V	IOH = -2.3 mA, VDD = 3.3V
DO26		OSC2/CLKO	2.41	_	_	V	Iон = -1.3 mA, VDD = 3.3V

TABLE 24-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Character	istic	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease		2.40	_	2.55	V	-40°C to +85°C

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 24-12: DC CHARACTERISTICS: PROGRAM MEMORY

	DC CHA	RACTER	Standard Operating Condition (unless otherwise stated) Operating temperature -40°C					
	Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max		Units	Conditions	
			Program Flash Memory					
	D130	Eр	Cell Endurance	100	1000	—	E/W	-40°C to +85°C
	D131	Vpr	VDD for Read	Vmin	—	3.6	V	Vмın = Minimum operating voltage
	D132B	VPEW	VDD for Self-Timed Write	Vmin	—	3.6	V	Vмın = Minimum operating voltage
t4	D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated
	D135	IDDP	Supply Current during Programming	_	10	—	mA	
	D136	Trw	Row Write Time	—	1.6	_	ms	
	D137	TPE	Page Erase Time	—	20	_	ms	
	D138	Tww	Word Write Cycle Time	20	—	40	μS	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 24-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatin	Dperating Conditions: -40°C < TA < +85°C (unless otherwise stated)										
Param No.SymbolCharacteristicsMinTypMaxUnitsComments											
	Cefc	External Filter Capacitor Value	1	10		μF	Capacitor must be low series resistance (< 5 ohms)				

24.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJXXXGPX06/X08/X10 AC characteristics and timing parameters.

TABLE 24-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial Operating voltage VDD range as described in Section 24.0 "Electrical Characteristics" .

FIGURE 24-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 24-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	—	400	pF	In I ² C™ mode

FIGURE 24-2: EXTERNAL CLOCK TIMING




TABLE 24-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTER	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions			
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	—	40	MHz	EC			
		Oscillator Crystal Frequency	3.5 10 —		10 40 33	MHz MHz kHz	XT HS SOSC			
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns				
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns				
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	-	—	20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾	—	5.2	_	ns				
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2		ns				

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.

TABLE 24-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Deprating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾		0.8	_	8.0	MHz	ECPLL, HSPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO System Frequency		100	—	200	MHz			
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	ms			
OS53	DCLK	CLKO Stability (Jitter)		-3.0	0.5	3.0	%	Measured over 100 ms period		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 24-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No. Characteristic		Min	Тур	Max	Units	s Conditions						
	Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ^(1,2)											
F20	FRC -2 +2 % $-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = $3.0-3.6V$											


Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.


2: FRC is set to initial frequency of 7.37 MHz (±2%) at 25°C FRC.

TABLE 24-19: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param Characteristic		Min	Тур	Max	Units	Conditions			
	LPRC @ 32.768 kHz ⁽¹⁾								
F21		-20	±6	+20	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V		

Note 1: Change of LPRC frequency as VDD changes.





TABI F 24-20.	CI KO AND I/O TI	MING REQUIREMENTS

AC CHARACTERISTICS			(unless otherv	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param Symbol Character			ristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
DO31	TioR	Port Output Rise Tim	e	_	10	25	ns	_		
DO32	TIOF	Port Output Fall Time	9	—	10	25	ns	_		
DI35	TINP	INTx Pin High or Low	20	—	—	ns				
DI40	Trbp	CNx High or Low Tim	ne (input)	2	_	_	Тсү			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.




FIGURE 24-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

TABLE 24-21:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
	Param No. Symbol		I Characteristic ⁽¹⁾		Тур ⁽²⁾	Max	Units	Conditions		
F	SY10	TMCL	MCLR Pulse Width (low)	2	—	_	μS	-40°C to +85°C		
	SY11 J.com	TPWRT	Power-up Timer Period		2 4 8 16 32 64 128		ms	-40°C to +85°C User programmable		
	SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +85°C		
	SY13	SY13 TIOZ I/O High-Impedance from MCLR Low or Watchdog Timer Reset		0.68	0.72	1.2	μS			
	SY20	Y20 TwDT1 Watchdog Timer Time-out Period (No Prescaler)		1.7	2.1	2.6	ms	VDD = 3V, -40°C to +85°C		
ſ	SY30	TOST Oscillator Start-up Timer Period		—	1024 Tosc	_	—	Tosc = OSC1 period		
	SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μS	-40°C to +85°C		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.




TABLE 24-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

АС СНА	RACTERIST	ICS		(unless	dard Operating Conditions: 3.0V to 3.6V ess otherwise stated) rating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchronous, no prescaler Synchronous, with prescaler Asynchronous		0.5 Tcy + 20	—	_	ns	Must also meet parameter TA15		
					10		_	ns			
					10			ns			
TA11	ΤτxL	TxCK Low Time	Synchronous, no prescaler Synchronous, with prescaler				0.5 TCY + 20	_	—	ns	Must also meet parameter TA15
					10	_	—	ns			
			Asynchro	nous	10			ns			
TA15	ΤτχΡ	TxCK Input Period	Synchron no presca		Tcy + 40	_	—	ns			
			Synchronous, with prescaler		Greater of: 20 ns or (Tcy + 40)/N	—	—	_	N = prescale value (1, 8, 64, 256)		
			Asynchro	nous	20	_		ns			
OS60	Ft1	SOSC1/T1CK Osci frequency Range (o by setting bit TCS (oscillator enabled		DC	_	50	kHz			
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 TCY				

Note 1: Timer1 is a Type A.

r											
АС СНА	ARACTERIS	TICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$							
Param No.	Symbol	Charact	eristic	Min		Тур	Max	Units	Conditions		
TB10	TtxH	TxCK High Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 Tcy + 20	—	—	ns	Must also meet parameter TB15		
					10	_	-	ns			
TB11 4U.com	TtxL	TxCK Low Time	xCK Low Time Synchronous, no prescaler Synchronous, with prescaler				0.5 TCY + 20	_	—	ns	Must also meet parameter TB15
					10	_	—	ns			
TB15	TtxP	TxCK Input Period	Synchro no presc		Tcy + 40	_	-	ns	N = prescale value		
			Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)		
TB20	TCKEXT- MRL	Delay from Extern Edge to Timer Inc		lock	0.5 TCY	_	1.5 TCY				

TABLE 24-23: TIMER2, TIMER4, TIMER6 AND TIMER8 EXTERNAL CLOCK TIMING REQUIREMENTS

TABLE 24-24: TIMER3, TIMER5, TIMER7 AND TIMER9 EXTERNAL CLOCK TIMING REQUIREMENTS

				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchro	nous	0.5 Tcy + 20	—	_	ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchro	nous	0.5 TCY + 20	—	_	ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period	Synchronous, no prescaler		Tcy + 40	_	—	ns	N = prescale value	
		-	Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY	—	1.5 Тсү	—		




TABLE 24-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol Characteristic ¹		ristic ⁽¹⁾	Min	Мах	Units	Conditions		
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns			
			With Prescaler	10	_	ns			
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns			
			With Prescaler	10	_	ns			
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)		

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 24-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 24-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions		
OC10	TccF	OCx Output Fall Time	_	_		ns	See parameter D032		
OC11	TccR	OCx Output Rise Time			_	ns	See parameter D031		

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 24-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 24-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units				Conditions	
OC15	Tfd	Fault Input to PWM I/O Change	_	_	50	ns	—	
OC20	TFLT	Fault Input Pulse Width	50	_	—	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.




TABLE 24-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy/2	_	_	ns	_		
SP11	TscH	SCKx Output High Time ⁽³⁾	Tcy/2		_	ns	—		
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	_	_	_	ns	See parameter D032		
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	—	—	—	ns	See parameter D031		
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾	_	—	_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	_	_	_	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.




FIGURE 24-10: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 24-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽³⁾	TCY/2	—	_	ns	_		
SP11	TscH	SCKx Output High Time ⁽³⁾	TCY/2	_	_	ns	_		
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	_	—	_	ns	See parameter D032		
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_	_		ns	See parameter D031		
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾	_	—	_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	_	—	_	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.




TABLE 24-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Мах	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	—		ns	—	
SP71	TscH	SCKx Input High Time	30	—	_	ns	—	
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—	
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—	
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	—		_	ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾			_	ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		30	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_		ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	_	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	10	_	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy +40	_	_	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.




FIGURE 24-12: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 24-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Мах	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	_	_	ns	—	
SP71	TscH	SCKx Input High Time	30	—		ns	—	
SP72	TscF	SCKx Input Fall Time ⁽³⁾	_	10	25	ns	—	
SP73	TscR	SCKx Input Rise Time ⁽³⁾	_	10	25	ns	—	
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	_	_		ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	_	_	_	ns	See parameter D031	
SP35		SDOx Data Output Valid after SCKx Edge	—	—	30	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	120	—	_	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

TABLE 24-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)


АС СНА	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40		_	ns	_	
SP60	TssL2doV	SDOx Data Output Valid after	—	_	50	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.








AC CHA	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$				
Param No.	Symbol	Charac	eristic	Min ⁽¹⁾	Мах	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μS	—	
			400 kHz mode	Tcy/2 (BRG + 1)		μS	_	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	—	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	-	μS	—	
			400 kHz mode	Tcy/2 (BRG + 1)		μS	_	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	—	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾		100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾		300	ns	-	
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_	
		Setup Time	400 kHz mode	100	_	ns		
			1 MHz mode ⁽²⁾	40	_	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μS	_	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽²⁾	0.2	_	μS	1	
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	Only relevant for	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	Repeated Start	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	After this period the	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS	first clock pulse is	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	_	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μS		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS		
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	_	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)		ns		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		ns		
IM40	TAA:SCL	Output Valid	100 kHz mode		3500 ns	_		
		From Clock	400 kHz mode		1000	ns	_	
			1 MHz mode ⁽²⁾		400	ns	_	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must b	
			400 kHz mode	1.3		μS	free before a new	
			1 MHz mode ⁽²⁾	0.5		μ S	transmission can sta	
IM50	Св	Bus Capacitive L	nading	_	400	pF		


TABLE 24-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" in the "dsPIC33F Family Reference Manual".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).








АС СНА	ARACTERIS	STICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C					
Param No.	Symbol	Charac	teristic	Min	Max	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3	-	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5	—	μs	—		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5		μs	—		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾		100	ns			
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾		300	ns			
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	_		
		Setup Time	400 kHz mode	100		ns			
			1 MHz mode ⁽¹⁾	100		ns			
IS26	THD:DAT	Data Input	100 kHz mode	0		μs	_		
		Hold Time	400 kHz mode	0	0.9	μs	-		
			1 MHz mode ⁽¹⁾	0	0.3	μs			
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μS	Only relevant for Repeate		
		Setup Time	400 kHz mode	0.6		μS	Start condition		
			1 MHz mode ⁽¹⁾	0.25		μs			
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first		
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated		
			1 MHz mode ⁽¹⁾	0.25		μs			
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μS	_		
		Setup Time	400 kHz mode	0.6		μS			
			1 MHz mode ⁽¹⁾	0.6		μs			
IS34	THD:STO	Stop Condition	100 kHz mode	4000		ns	_		
		Hold Time	400 kHz mode	600		ns			
			1 MHz mode ⁽¹⁾	250		ns			
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—		
		From Clock	400 kHz mode	0	1000	ns			
			1 MHz mode ⁽¹⁾	0	350	ns]		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free		
			400 kHz mode	1.3		μS	before a new transmission		
			1 MHz mode ⁽¹⁾	0.5		μS	can start		
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	_		

TABLE 24-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)



TARI E 24-34.		12S MODES	TIMING REQUIREMENTS
IADLE 24-34.	WULTI-CHANNEL,	I S WODES	

АС СНА	ARACTERIS	STICS	Standard O (unless oth Operating te	erwise st	ated)	s: 3.0V to ≤ TA ≤ +85	
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy/2 + 20	_	—	ns	—
		CSCK Output Low Time ⁽³⁾ (CSCK pin is an output)	30	—	—	ns	—
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy/2 + 20	_	—	ns	—
oin		CSCK Output High Time ⁽³⁾ (CSCK pin is an output)	30	—	—	ns	—
CS20	TCSCKF	CSCK Output Fall Time ⁽⁴⁾ (CSCK pin is an output)		10	25	ns	—
CS21	TCSCKR	CSCK Output Rise Time ⁽⁴⁾ (CSCK pin is an output)		10	25	ns	—
CS30	TCSDOF	CSDO Data Output Fall Time ⁽⁴⁾	_	10	25	ns	—
CS31	TCSDOR	CSDO Data Output Rise Time ⁽⁴⁾	_	10	25	ns	—
CS35	Tdv	Clock Edge to CSDO Data Valid	_	—	10	ns	—
CS36	TDIV	Clock Edge to CSDO Tri-Stated	10	_	20	ns	—
CS40	TCSDI	Setup Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	_	_	ns	_
CS41	THCSDI	Hold Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	—	_	ns	_
CS50	TCOFSF	COFS Fall Time (COFS pin is output)		10	25	ns	Note 1
CS51	TCOFSR	COFS Rise Time (COFS pin is output)	—	10	25	ns	Note 1
CS55	TSCOFS	Setup Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—	_	ns	_
CS56	THCOFS	Hold Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—	—	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all DCI pins.





TABLE 24-35: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS

	RACTERIS	STICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ^(1,2)	Min	Тур ⁽³⁾	Мах	Units	Conditions	
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	—	
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	—	
CS62	TBCLK	BIT_CLK Period	_	81.4		ns	Bit clock is input	
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK	_	_	10	ns	_	
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK	_	—	10	ns	_	
CS70	TSYNCLO	SYNC Data Output Low Time	_	19.5	_	μs	Note 1	
CS71	TSYNCHI	SYNC Data Output High Time	_	1.3		μs	Note 1	
CS72	TSYNC	SYNC Data Output Period	_	20.8		μs	Note 1	
CS75	TRACL	Rise Time, SYNC, SDATA_OUT	_	10	25	ns	CLOAD = 50 pF, VDD = 5V	
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	_	10	25	ns	CLOAD = 50 pF, VDD = 5V	
CS77	TRACL	Rise Time, SYNC, SDATA_OUT	_	—	30	ns	CLOAD = 50 pF, VDD = 3V	
CS78	TFACL	Fall Time, SYNC, SDATA_OUT	_	—	30	ns	CLOAD = 50 pF, VDD = 3V	
CS80	TOVDACL	Output Valid Delay from Rising Edge of BIT_CLK		—	15	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: These values assume BIT_CLK frequency is 12.288 MHz.

3: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.



www.DataSheet4U.co/TABLE 24-36: CAN MODULE I/O TIMING REQUIREMENTS

AC CHARA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$			
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions
CA10	TioF	Port Output Fall Time			—	ns	See parameter D032
CA11	TioR	Port Output Rise Time	—	—	—	ns	See parameter D031
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120			ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 24-37: ADC MODULE SPECIFICATIONS

AC CHA		ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			Device Su	pply				
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	_	
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V	—	
Reference Inputs								
AD05	VREFH	Reference Voltage High	AVss + 2.7	_	AVdd	V	See Note 2	
AD05a	-		3.0	_	3.6	V	Vrefh = AVdd Vrefl = AVss = 0	
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 2.7	V	See Note 2	
AD06a	-		0	_	0	V	Vrefh = AVdd Vrefl = AVss = 0	
AD07	VREF	Absolute Reference Voltage	3.0		3.6	V	VREF = VREFH - VREFL	
AD08	IREF	Current Drain	—	389 .001	549 1	μΑ μΑ	ADC operating ADC off	
			Analog Ir	nput				
AD12	Vinh	Input Voltage Range Vімн	VINL		Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input. See Note 1	
AD13	VINL	Input Voltage Range Vın∟	Vrefl		Avss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input. See Note 1	
AD17	RIN	Recommended Impedance of Analog Voltage Source	_		200 200	Ω Ω	10-bit 12-bit	

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are not characterized or tested in manufacturing.

4	ас сни	ARACTERI	STICS	Standard C (unless oth Operating	nerwise s	stated) ture -40°C	s: 3.0V to 3.6V ≤ TA ≤ +85°C for Industrial ≤ TA ≤ +125°C for Extended		
F	Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			ADC Accuracy (12-bit Mod	e) – Measur	rements	with extern	al VREF	-/VREF-	
A	D20a	Nr	Resolution	1	2 data bi	ts	bits		
A	D21a	INL	Integral Nonlinearity	-1	_	+1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
com	D22a	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
A	D23a	Gerr	Gain Error	1.25	1.5	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
A	D24a	EOFF	Offset Error	-2	-1.5	-1.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
A	D25a	_	Monotonicity ⁽¹⁾	_	_		_	Guaranteed	
	ADC Accuracy (12-bit Mode) – Measurements with interna						al VREF+	/VREF-	
A	AD20a	Nr	Resolution	1	2 data bi	ts	bits		
A	AD21a	INL	Integral Nonlinearity	-1	—	+1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
A	AD22a	DNL	Differential Nonlinearity	>-1		<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
A	D23a	Gerr	Gain Error	2	3	7	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
A	D24a	EOFF	Offset Error	2	3	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
A	D25a	—	Monotonicity ⁽¹⁾	_		_	_	Guaranteed	
			Dynamic	Performan	ce (12-bi	t Mode)		·	
Α	AD30a	THD	Total Harmonic Distortion	-77	-69	-61	dB	—	
A	AD31a	SINAD	Signal to Noise and Distortion	59	63	64	dB	—	
A	AD32a	SFDR	Spurious Free Dynamic Range	63	72	79	dB	—	
A	AD33a	Fnyq	Input Signal Bandwidth	—	_	250	kHz	—	
A	D34a	ENOB	Effective Number of Bits	10.95	11.1		bits		

TABLE 24-38: ADC MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

								s: 3.0V to 3.6V \leq TA \leq +85°C for Industrial \leq TA \leq +125°C for Extended		
	Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
			ADC Accuracy (10-bit Mod	e) – Measur	ements	with externa	al Vref+	/VREF-		
	AD20b	Nr	Resolution	1	0 data bi	ts	bits			
	AD21b	INL	Integral Nonlinearity	-1	_	+1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
t4l	AD22b	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
	AD23b	Gerr	Gain Error	1	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
	AD24b	EOFF	Offset Error	1	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
Ī	AD25b	—	Monotonicity ⁽¹⁾	_	_			Guaranteed		
Ī	ADC Accuracy (10-bit Mode) – Measurements with interna							/VREF-		
	AD20b	Nr	Resolution	1	0 data bi	ts	bits			
	AD21b	INL	Integral Nonlinearity	-1		+1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
	AD22b	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
	AD23b	Gerr	Gain Error	1	5	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
	AD24b	EOFF	Offset Error	1	2	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
	AD25b	—	Monotonicity ⁽¹⁾	—			—	Guaranteed		
			Dynamic	Performan	ce (10-bi	t Mode)				
	AD30b	THD	Total Harmonic Distortion	—	-64	-67	dB	—		
	AD31b	SINAD	Signal to Noise and Distortion	—	57	58	dB	_		
	AD32b	SFDR	Spurious Free Dynamic Range	_	67	71	dB	_		
Ī	AD33b	Fnyq	Input Signal Bandwidth	_	_	550	kHz	—		
	AD34b	ENOB	Effective Number of Bits	9.1	9.7	9.8	bits	_		

TABLE 24-39: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.




TABLE 24-40: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS)
--

АС СНА	ARACTERIS	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$								
Param No.	Symbol	Characteristic	Min.	Тур ⁽¹⁾	Max.	Units	Conditions				
	Clock Parameters										
AD50a	TAD	ADC Clock Period	117.6		_	ns					
AD51a	tRC	ADC Internal RC Oscillator Period	—	250	—	ns					
	Conversion Rate										
AD55a	tCONV	Conversion Time	—	14 Tad		ns					
AD56a	FCNV	Throughput Rate	—		500	KSPS					
AD57a	TSAMP	Sample Time	3 Tad		—	_					
	Timing Parameters										
AD60a	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	—	1.0 Tad	_	—	Auto-Convert Trigger (SSRC<2:0> = 111) not selected				
AD61a	tpss	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	0.5 Tad	—	1.5 Tad	—					
AD62a	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	—	0.5 Tad	—	—					
AD63a	tDPU	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	1		5	μS					

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.





FIGURE 24-21: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)



DS70286A-page 302

TABLE 24-41: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$							
Param No.	Symbol	Characteristic	Min.	Тур ⁽¹⁾	Max.	Units	Conditions
Clock Parameters							
AD50b	TAD	ADC Clock Period	65			ns	
AD51b	tRC	ADC Internal RC Oscillator Period	_	250	_	ns	
		Con	version F	Rate			
AD55b	tCONV	Conversion Time	—	12 Tad	—		
AD56b	FCNV	Throughput Rate	—	—	1.1	MSPS	
AD57b	TSAMP	Sample Time	2 Tad	—	—	_	
		Timin	ig Paramo	eters			
AD60b	tPCS	Conversion Start from Sample Trigger ⁽³⁾	—	1.0 TAD	—		Auto-Convert Trigger (SSRC<2:0> = 111) not selected
AD61b	tpss	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	0.5 Tad	—	1.5 Tad		
AD62b	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	—	0.5 Tad	—	_	—
AD63b	tdpu	Time to Stabilize Analog 1tage from ADC Off to ADC On ⁽¹⁾	1		5	μS	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

NOTES:

vww.DataSheet4U.com

25.0 PACKAGING INFORMATION

25.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)





80-Lead TQFP (12x12x1 mm)




100-Lead TQFP (12x12x1 mm)









Example



Example



100-Lead TQFP (14x14x1mm)




Legend	: XXX Y YY WW NNN (©3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available of or customer-specific information.

25.2 Package Details

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

β

11°

12°

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

13°

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



ww.DataSheet4U.com

	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Leads N		80			
Lead Pitch	e	0.50 BSC			
Overall Height	A	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E	14.00 BSC			
Overall Length	D	14.00 BSC			
Molded Package Width	E1	12.00 BSC			
Molded Package Length	D1	12.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



w.DataSheet4U.com

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

NOTES:

vww.DataSheet4U.com

APPENDIX A: DIFFERENCES BETWEEN "PS" (PROTOTYPE SAMPLE) DEVICES AND FINAL PRODUCTION DEVICES

The dsPIC33FJXXXGPX06/X08/X10 devices marked "PS" have some key differences from the final production devices (devices not marked "PS"). The major differences are listed in this appendix. In addition, there are minor differences in several SFR names, bits and Reset states, which are described in **Section 3.0 "Memory Organization"** and the corresponding peripheral sections.

A.1 Device Names

The Prototype Sample devices have a suffix "PS" in their names, as marked on the device package. This distinguishes them from Engineering Sample devices (which are suffixed "ES") and final production devices (that have neither a "PS" nor an "ES" suffix on the device package marking).

Prototype samples are available only for a subset of the final production devices. Please refer to the device tables in this data sheet for a listing of all devices.

A.2 RAM Sizes

The total RAM size, including the size of the dual ported DMA RAM, is different between each "PS" device and the corresponding final production device. For example, the final production devices have 2 Kbytes DMA RAM, whereas the "PS" devices have 1 Kbyte DMA RAM. Please refer to the device tables in this data sheet for the memory sizes of each dsPIC33FJXXXGPX06/X08/X10 device.

A.3 Interrupts

The final production devices have four more interrupt sources (vectors) than the "PS" devices do. Also, two of the interrupt vectors are associated with slightly different events from the corresponding interrupts in the "PS" devices. Please refer to **Section 6.0 "Interrupt Controller"** for more details.

A.4 DMA Enhancements

Both "PS" and final production devices can perform Direct Memory Access (DMA) data transfers.

In addition to all of the features supported by the DMA controller in the "PS" devices, the DMA controller in the final production devices also supports the Peripheral Indirect Addressing mode. Please refer to **Section 7.0** "**Direct Memory Access (DMA)**" for a description of this feature.

A.5 Oscillator Operation

The default values of the PLL postscaler and feedback divisor bits are different between the "PS" devices and final production devices. Please refer to **Section 8.0 "Oscillator Configuration"** for the register definitions and Reset states.

A.6 CAN and Enhanced CAN

The dsPIC33FJXXXGPX06/X08/X10 devices marked "PS" have up to two CAN modules. The functionality and register layout of these modules are identical to those of dsPIC30F devices, and are described in **Section 18.0 "Enhanced CAN (ECAN™) Module"** of this data sheet. These modules do not provide DMA support.

The final production devices have up to two Enhanced CAN (ECAN[™] technology) modules. These modules have significantly more features than the CAN modules, mainly in the form of an increased number of available buffers, filters and masks, as well as DMA support.

A.7 ADC Differences

Both "PS" and final production devices contain up to two ADC modules.

The "PS" devices have a 16-word deep ADC result buffer.

The final production devices have enhanced DMA support in the form of additional DMA RAM and Peripheral Indirect Addressing. This renders the 16-word ADC buffer redundant. Hence, the buffer has been replaced by a single ADC Result register.

A.8 Device Packages

The final production devices are offered in the following TQFP packages:

- 64-pin TQFP 10x10x1 mm
- 80-pin TQFP 12x12x1 mm
- 100-pin TQFP 12x12x1 mm
- 100-pin TQFP 14x14x1 mm

The "PS" devices are offered in the following TQFP packages:

- 64-pin TQFP 10x10x1 mm
- 80-pin TQFP 12x12x1 mm
- 100-pin TQFP 14x14x1 mm

APPENDIX B: REVISION HISTORY

Revision A (May 2007) Initial release of this document.

/ww.DataSheet4U.com

INDEX

	•
	•
-	•

A/D Converter	
DMA	
Initialization	
Key Features	
AC Characteristics	
Internal RC Accuracy	
Load Conditions	
AC-Link Mode Operation	
16-bit Mode	
20-bit Mode	
ADC Module	
ADC11 Register Map	45
om ADC2 Register Map	45
Alternate Vector Table (AIVT)	79
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	
Automatic Clock Stretch	
Receive Mode	
Transmit Mode	
Р	

В

Barrel Shifter	27
Bit-Reversed Addressing	60
Example	61
Implementation	60
Sequence Table (16-Entry)	61
Block Diagrams	
16-bit Timer1 Module	147
A/D Module	232, 233
Connections for On-Chip Voltage Regulator	
DCI Module	
Device Clock	. 135, 137
DSP Engine	
dsPIC33F	14
dsPIC33F CPU Core	18
ECAN Module	188
Input Capture	155
Output Compare	159
PLL	
Reset System	73
Shared Port Structure	145
SPI	162
Timer2 (16-bit)	151
Timer2/3 (32-bit)	
UART	179
Watchdog Timer (WDT)	

С

C Compilers	
MPLAB C18	
MPLAB C30	
Clock Switching	142
Enabling	142
Sequence	142
Code Examples	
Erasing a Program Memory Page	71
Initiating a Programming Sequence	72
Loading Write Buffers	72
Port Write/Read	
PWRSAV Instruction Syntax	143
Code Protection	245, 251

Configuration Bits Description (Table)	
Configuration Register Map	
Configuring Analog Port Pins	. 146
CPU	
Control Register	20
CPU Clocking System	. 136
Options	. 136
Selection	. 136
Customer Change Notification Service	. 317
Customer Notification Service	. 317
Customer Support	. 317

D	
Data Accumulators and Adder/Subtractor	25
Data Space Write Saturation	
Overflow and Saturation	
Round Logic	26
Write Back	
Data Address Space	32
Alignment	32
Memory Map for dsPIC33F Devices with	
16 KBs RAM	34
Memory Map for dsPIC33F Devices with	
30 KBs RAM	35
Memory Map for dsPIC33F Devices with	
8 KBs RAM	
Near Data Space	
Software Stack	
Width	
Data Converter Interface (DCI) Module	
DC Characteristics	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IDOZE)	
Idle Current (IIDLE)	
Operating Current (IDD)	
Power-Down Current (IPD)	
Program Memory	
Temperature and Voltage Specifications	266
DCI Bit Clock Generator	221
Buffer Alignment with Data Frames	
Buffer Control	
Buffer Data Alignment	
Buffer Length Control	
CSDO Mode Bit	
Data Justification Control Bit	
Device Frequencies for Common Codec CSCK	222
Frequencies (Table)	221
Digital Loopback Mode	
Frame Sync Generator	
Frame Sync Mode Control Bits	
Interrupts	
Introduction	
Master Frame Sync Operation	
Module Enable	
Operation	
Operation During CPU Idle Mode	
Operation During CPU Sleep Mode	
Receive Slot Enable Bits	
Receive Status Bits	
Sample Clock Edge Control Bit	
Slave Frame Sync Operation	

Slot Enable Bits Operation with Frame Sync	222
Slot Status Bits	
Synchronous Data Transfers	222
Transmit Slot Enable Bits	
Transmit Status Bits	
Transmit/Receive Shift Register	217
Underflow Mode Control Bit	
Word Size Selection Bits	
DCI I/O Pins	217
COFS	217
CSCK	217
CSDI	217
CSDO	217
DCI Module	
Register Map	
Development Support	
Differences Between "PS" and Final Production	
Devices	309
DMA Module	
DMA Register Map	
DMAC Registers	
DMAxCNT	126
DMAxCON	126
DMAxPAD	126
DMAxREQ	126
DMAxSTA	126
DMAxSTB	126
DSP Engine	23
Multiplier	
_	

Ε

E C	
ECAN Module	
Baud Rate Setting	. 192
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)	48
ECAN1 Register Map (C1CTRL1.WIN = 0)	48
ECAN1 Register Map (C1CTRL1.WIN = 1)	49
ECAN2 Register Map (C2CTRL1.WIN = 0 or 1)	
ECAN2 Register Map (C2CTRL1.WIN = 0)5	1, 52
Frame Types	. 187
Message Reception	. 189
Message Transmission	. 191
Modes of Operation	. 189
Overview	. 187
Electrical Characteristics	.265
AC	. 273
Enhanced CAN Module	. 187
Equations	
A/D Conversion Clock Period	. 234
Bit Clock Frequency	
Calculating the PWM Period	. 158
Calculation for Maximum PWM Resolution	. 158
COFSG Period	.219
Device Operating Frequency	. 136
Relationship Between Device and SPI	
Clock Speed	. 164
Serial Clock Rate	. 169
Time Quantum for Clock Generation	. 193
UART Baud Rate with BRGH = 0	. 180
UART Baud Rate with BRGH = 1	. 180
Errata	12

F

Flash Program Memory 67 Control Registers 68 Operations 68 Programming Algorithm 77 RTSP Operation 68 Table Instructions 67	8 8 1 8 7
Flexible Configuration	7
Device Resets	7
1	
I/O Ports	5
Parallel I/O (PIO)	
Write/Read Timing	
Addresses 17	
Baud Rate Generator 169	
General Call Address Support 17	
Interrupts 169	
IPMI Support 17	1
Master Mode Operation	
Clock Arbitration 172	2
Multi-Master Communication, Bus Collision	
and Bus Arbitration 172	
Operating Modes	
Registers	
Slave Address Masking 17	
Slope Control	
Software Controlled Clock Stretching (STREN = 1). 17	1
I ² C Module	_
I2C1 Register Map	
I2C2 Register Map	3
I ² S Mode Operation	
Data Justification	
Frame and Data Word Length Selection 225	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	1
Infrared Support	
Built-in IrDA Encoder and Decoder	
External IrDA, IrDA Clock Output 18	1
Input Capture	~
Registers	
Input Change Notification Module	
Instruction Addressing Modes	
File Register Instructions	
MAC Instructions	
MCU Instructions	
Move and Accumulator Instructions	
Other Instructions	
Instruction Set	J
Overview	R
Summary	
Instruction-Based Power-Saving Modes	
Idle	
Sleep	
Internal RC Oscillator	J
Use with WDT	n
Internet Address	
	•

Interrupt Control and Status Registers	
IECx	
IFSx	
INTCON1	
INTCON2	
IPCx	
Interrupt Setup Procedures	123
Initialization	123
Interrupt Disable	123
Interrupt Service Routine	123
Trap Service Routine	123
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	144

J

JTAG Boundary Scan Interface	e
www.DataSheet4U.com	

Μ

Ν

NVM Module Register Map	
0	
Open-Drain Configuration	
Output Compare	
Registers	
P	
Packaging	
Details	

Details	304
Marking	303
Peripheral Module Disable (PMD)	
PICSTART Plus Development Programmer	
Pinout I/O Descriptions (table)	15
PMD Module	
Register Map	
POR and Long Oscillator Start-up Times	77

PORTA	
Register Map	54
PORTB	
Register Map	54
PORTC	
Register Map	55
PORTD	
Register Map	55
PORTE	
Register Map	55
PORTF	
Register Map	55
PORTG	
Register Map	
Power-Saving Features	
Clock Frequency and Switching	
Program Address Space	
Construction	62
Data Access from Program Memory Using	05
Program Space Visibility	65
Data Access from Program Memory Using Table Instructions	64
Data Access from, Address Generation	
Memory Map Table Read Instructions	30
TBLRDH	64
TBLRDL	
Visibility Operation	
Program Memory	00
Interrupt Vector	31
Organization	
Reset Vector	
Pulse-Width Modulation Mode	158
PWM	
Duty Cycle	158
Period	158

R

Reader Response	. 318
Registers	~ ~ ~
ADxCHS0 (ADCx Input Channel 0 Select	
ADxCHS123 (ADCx Input Channel 1, 2, 3 Select)	
ADxCON1 (ADCx Control 1)	
ADxCON2 (ADCx Control 2)	
ADxCON3 (ADCx Control 3)	
ADxCON4 (ADCx Control 4)	. 239
ADxCSSH (ADCx Input Scan Select High)	. 242
ADxCSSL (ADCx Input Scan Select Low)	. 242
ADxPCFGH (ADCx Port Configuration High)	. 243
ADxPCFGL (ADCx Port Configuration Low)	. 243
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	. 204
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	. 205
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	. 205
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	. 206
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1)	
CiCTRL2 (ECAN Control 2)	
CiEC (ECAN Transmit/Receive Error Count)	
CIFCTRL (ECAN FIFO Control)	
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection)	
CINTE (ECAN Interrupt Enable)	
CiINTF (ECAN Interrupt Flag)	. 199

CiRXFnEID (ECAN Acceptance Filter n Extended
Identifier)207
CiRXFnSID (ECAN Acceptance Filter n Standard
Identifier)207 CiRXFUL1 (ECAN Receive Buffer Full 1)210
CIRXFUL2 (ECAN Receive Buffer Full 2)
CIRXFOL2 (ECAN Receive Builer Full 2)210 CIRXMnEID (ECAN Acceptance Filter Mask n
Extended Identifier)
CiRXMnSID (ECAN Acceptance Filter Mask n
Standard Identifier)
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 211
CiRXOVF2 (ECAN Receive Buffer Overflow 2)
CiTRBnDLC (ECAN Buffer n Data Length Control)214
CiTRBnDm (ECAN Buffer n Data Field Byte m) 214
CiTRBnEID (ECAN Buffer n Extended Identifier) 213
CiTRBnSID (ECAN Buffer n Standard Identifier) 213
CiTRBnSTAT (ECAN Receive Buffer n Status) 215
CiTRmnCON (ECAN TX/RX Buffer m Control)212
CiVEC (ECAN Interrupt Code)
CLKDIV (Clock Divisor)
CORCON (Core Control)
DCICON1 (DCI Control 1)
DCICON2 (DCI Control 2)
DCISTAT (DCI Status)
DMACS0 (DMA Controller Status 0)
DMACS1 (DMA Controller Status 1)
DMACOT (DMA Controller Gratus T)
DMAxCON (DMA Channel x Control)
DMAxPAD (DMA Channel x Peripheral Address)130
DMAxREQ (DMA Channel x IRQ Select)
DMAxREQ (DMA Channel x IRQ Select)
DMAxREQ (DMA Channel x IRQ Select)
DMAxREQ (DMA Channel x IRQ Select)
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A) 129 DMAxSTB (DMA Channel x RAM Start Address B) 129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A). 129 DMAxSTB (DMA Channel x RAM Start Address B). 129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A). 129 DMAxSTB (DMA Channel x RAM Start Address B). 129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A). 129 DMAxSTB (DMA Channel x RAM Start Address B). 129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96
DMAxREQ (DMA Channel x IRQ Select)128DMAxSTA (DMA Channel x RAM Start Address A).129DMAxSTB (DMA Channel x RAM Start Address B).129DSADR (Most Recent DMA RAM Address)134I2CxCON (I2Cx Control)173I2CxMSK (I2Cx Slave Mode Address Mask)177I2CxSTAT (I2Cx Status)175ICxCON (Input Capture x Control)156IEC0 (Interrupt Enable Control 0)96IEC1 (Interrupt Enable Control 1)98
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A). 129 DMAxSTB (DMA Channel x RAM Start Address B). 129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 2) 100
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A). 129 DMAxSTB (DMA Channel x RAM Start Address B). 129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 2) 100 IEC3 (Interrupt Enable Control 3) 102
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A). 129 DMAxSTB (DMA Channel x RAM Start Address B). 129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 3) 102 IEC3 (Interrupt Enable Control 4) 103
DMAxREQ (DMA Channel x IRQ Select)128DMAxSTA (DMA Channel x RAM Start Address A).129DMAxSTB (DMA Channel x RAM Start Address B).129DSADR (Most Recent DMA RAM Address)134I2CxCON (I2Cx Control)173I2CxMSK (I2Cx Slave Mode Address Mask)177I2CxSTAT (I2Cx Status)175ICxCON (Input Capture x Control)156IEC0 (Interrupt Enable Control 0)96IEC1 (Interrupt Enable Control 2)100IEC3 (Interrupt Enable Control 3)102IEC4 (Interrupt Enable Control 4)103IFS0 (Interrupt Flag Status 0)88
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A). 129 DMAxSTB (DMA Channel x RAM Start Address B). 129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 3) 102 IEC3 (Interrupt Enable Control 4) 103
DMAxREQ (DMA Channel x IRQ Select)128DMAxSTA (DMA Channel x RAM Start Address A).129DMAxSTB (DMA Channel x RAM Start Address B).129DSADR (Most Recent DMA RAM Address)134I2CxCON (I2Cx Control)173I2CxMSK (I2Cx Slave Mode Address Mask)177I2CxSTAT (I2Cx Status)175ICxCON (Input Capture x Control)156IEC0 (Interrupt Enable Control 0)96IEC1 (Interrupt Enable Control 2)100IEC3 (Interrupt Enable Control 3)102IEC4 (Interrupt Enable Control 4)103IFS0 (Interrupt Flag Status 0)88IFS1 (Interrupt Flag Status 1)90
DMAxREQ (DMA Channel x IRQ Select)128DMAxSTA (DMA Channel x RAM Start Address A).129DMAxSTB (DMA Channel x RAM Start Address B).129DSADR (Most Recent DMA RAM Address)134I2CxCON (I2Cx Control)173I2CxMSK (I2Cx Slave Mode Address Mask)177I2CxSTAT (I2Cx Status)175ICxCON (Input Capture x Control)156IEC0 (Interrupt Enable Control 0)96IEC1 (Interrupt Enable Control 1)98IEC2 (Interrupt Enable Control 3)102IEC4 (Interrupt Enable Control 4)103IFS0 (Interrupt Flag Status 0)88IFS1 (Interrupt Flag Status 1)90IFS2 (Interrupt Flag Status 2)92IFS3 (Interrupt Flag Status 3)94IFS4 (Interrupt Flag Status 4)95
DMAxREQ (DMA Channel x IRQ Select)128DMAxSTA (DMA Channel x RAM Start Address A).129DMAxSTB (DMA Channel x RAM Start Address B).129DSADR (Most Recent DMA RAM Address)134I2CxCON (I2Cx Control)173I2CxMSK (I2Cx Slave Mode Address Mask)177I2CxSTAT (I2Cx Status)175ICxCON (Input Capture x Control)156IEC0 (Interrupt Enable Control 0)96IEC1 (Interrupt Enable Control 1)98IEC2 (Interrupt Enable Control 3)102IEC4 (Interrupt Enable Control 4)103IFS0 (Interrupt Flag Status 0)88IFS1 (Interrupt Flag Status 1)90IFS2 (Interrupt Flag Status 2)92IFS3 (Interrupt Flag Status 3)94IFS4 (Interrupt Flag Status 4)95INTCON1 (Interrupt Control 1)85
DMAxREQ (DMA Channel x IRQ Select)128DMAxSTA (DMA Channel x RAM Start Address A).129DMAxSTB (DMA Channel x RAM Start Address B).129DSADR (Most Recent DMA RAM Address)134I2CxCON (I2Cx Control)173I2CxMSK (I2Cx Slave Mode Address Mask)177I2CxSTAT (I2Cx Status)175ICxCON (Input Capture x Control)156IEC0 (Interrupt Enable Control 0)96IEC1 (Interrupt Enable Control 1)98IEC2 (Interrupt Enable Control 3)102IEC4 (Interrupt Enable Control 4)103IFS0 (Interrupt Flag Status 0)88IFS1 (Interrupt Flag Status 1)90IFS2 (Interrupt Flag Status 2)92IFS3 (Interrupt Flag Status 3)94IFS4 (Interrupt Flag Status 4)95INTCON1 (Interrupt Control 1)85INTCON2 (Interrupt Control 2)87
DMAxREQ (DMA Channel x IRQ Select)128DMAxSTA (DMA Channel x RAM Start Address A).129DMAxSTB (DMA Channel x RAM Start Address B).129DSADR (Most Recent DMA RAM Address)134I2CxCON (I2Cx Control)173I2CxMSK (I2Cx Slave Mode Address Mask)177I2CxSTAT (I2Cx Status)175ICxCON (Input Capture x Control)156IEC0 (Interrupt Enable Control 0)96IEC1 (Interrupt Enable Control 1)98IEC2 (Interrupt Enable Control 3)102IEC4 (Interrupt Enable Control 4)103IFS0 (Interrupt Flag Status 0)88IFS1 (Interrupt Flag Status 1)90IFS2 (Interrupt Flag Status 2)92IFS3 (Interrupt Flag Status 3)94IFS4 (Interrupt Flag Status 4)95INTCON1 (Interrupt Control 1)85INTCON2 (Interrupt Control 2)87INTTREG Interrupt Control and Status Register122
DMAxREQ (DMA Channel x IRQ Select)128DMAxSTA (DMA Channel x RAM Start Address A).129DMAxSTB (DMA Channel x RAM Start Address B).129DSADR (Most Recent DMA RAM Address)134I2CxCON (I2Cx Control)173I2CxMSK (I2Cx Slave Mode Address Mask)177I2CxSTAT (I2Cx Status)175ICxCON (Input Capture x Control)156IEC0 (Interrupt Enable Control 0)96IEC1 (Interrupt Enable Control 1)98IEC2 (Interrupt Enable Control 2)100IEC3 (Interrupt Enable Control 3)102IEC4 (Interrupt Enable Control 4)103IFS0 (Interrupt Flag Status 0)88IFS1 (Interrupt Flag Status 1)90IFS2 (Interrupt Flag Status 2)92IFS3 (Interrupt Flag Status 3)94IFS4 (Interrupt Flag Status 4)95INTCON1 (Interrupt Control 1)85INTCON2 (Interrupt Control 2)87INTTREG Interrupt Priority Control 0)104
DMAxREQ (DMA Channel x IRQ Select)128DMAxSTA (DMA Channel x RAM Start Address A)129DMAxSTB (DMA Channel x RAM Start Address B)129DSADR (Most Recent DMA RAM Address)134I2CxCON (I2Cx Control)173I2CxMSK (I2Cx Slave Mode Address Mask)177I2CxSTAT (I2Cx Status)175ICxCON (Input Capture x Control)156IEC0 (Interrupt Enable Control 0)96IEC1 (Interrupt Enable Control 1)98IEC2 (Interrupt Enable Control 2)100IEC3 (Interrupt Enable Control 3)102IEC4 (Interrupt Enable Control 4)103IFS0 (Interrupt Flag Status 0)88IFS1 (Interrupt Flag Status 1)90IFS2 (Interrupt Flag Status 2)92IFS3 (Interrupt Flag Status 4)95INTCON1 (Interrupt Control 1)85INTCON2 (Interrupt Control 2)87INTTREG Interrupt Priority Control 0)104IPC1 (Interrupt Priority Control 1)105
DMAxREQ (DMA Channel x IRQ Select)128DMAxSTA (DMA Channel x RAM Start Address A)129DMAxSTB (DMA Channel x RAM Start Address B)129DSADR (Most Recent DMA RAM Address)134I2CxCON (I2Cx Control)173I2CxMSK (I2Cx Slave Mode Address Mask)177I2CxSTAT (I2Cx Status)175ICxCON (Input Capture x Control)156IEC0 (Interrupt Enable Control 0)96IEC1 (Interrupt Enable Control 1)98IEC2 (Interrupt Enable Control 2)100IEC3 (Interrupt Enable Control 3)102IEC4 (Interrupt Enable Control 4)103IFS0 (Interrupt Flag Status 0)88IFS1 (Interrupt Flag Status 1)90IFS2 (Interrupt Flag Status 2)92IFS3 (Interrupt Flag Status 4)95INTCON1 (Interrupt Control 1)85INTCON2 (Interrupt Control 2)87INTTREG Interrupt Priority Control 0)104IPC1 (Interrupt Priority Control 10)114
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A)129 DMAxSTB (DMA Channel x RAM Start Address B)129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 2) 100 IEC3 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 4) 103 IFS0 (Interrupt Flag Status 0) 88 IFS1 (Interrupt Flag Status 1) 90 IFS2 (Interrupt Flag Status 2) 92 IFS3 (Interrupt Flag Status 3) 94 IFS4 (Interrupt Flag Status 4) 95 INTCON1 (Interrupt Control 1) 85 INTCON2 (Interrupt Control 2) 87 INTTREG Interrupt Control 2) 87 IPC0 (Interrupt Priority Control 0) 104 IPC1 (Interrupt Priority Control 1) 105 IPC10 (Interrupt Priority Control 10) 114
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A)129 DMAxSTB (DMA Channel x RAM Start Address B)129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 4) 103 IFS0 (Interrupt Flag Status 0) 88 IFS1 (Interrupt Flag Status 1) 90 IFS2 (Interrupt Flag Status 2) 92 IFS3 (Interrupt Flag Status 3) 94 IFS4 (Interrupt Flag Status 4) 95 INTCON1 (Interrupt Control 1) 85 INTCON2 (Interrupt Control 2) 87 INTREG Interrupt Priority Control 0) 104 IPC1 (Interrupt Priority Control 1) 105 IPC10 (Interrupt Priority Control 10) 114 IPC11 (Interrupt Priority Control 10) 114
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A) 129 DMAxSTB (DMA Channel x RAM Start Address B) 129 DSADR (Most Recent DMA RAM Address) 134 12CxCON (I2Cx Control) 173 12CxMSK (I2Cx Slave Mode Address Mask) 177 12CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 2) 100 IEC3 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 4) 103 IFS0 (Interrupt Flag Status 0) 88 IFS1 (Interrupt Flag Status 1) 90 IFS2 (Interrupt Flag Status 4) 95 INTCON1 (Interrupt Control 1) 85 INTCON2 (Interrupt Control 2) 87 INTTREG Interrupt Priority Control 0) 104 IPC1 (Interrupt Priority Control 1) 105 IPC10 (Interrupt Priority Control 10) 114 IPC11 (Interrupt Priority Control 12) 116
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A)129 DMAxSTB (DMA Channel x RAM Start Address B)129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 3) 102 IEC3 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 4) 103 IFS0 (Interrupt Flag Status 0) 88 IFS1 (Interrupt Flag Status 1) 90 IFS2 (Interrupt Flag Status 2) 92 IFS3 (Interrupt Flag Status 4) 95 INTCON1 (Interrupt Control 1) 85 INTCON2 (Interrupt Control 2) 87 INTTREG Interrupt Priority Control 1) 104 IPC1 (Interrupt Priority Control 1) 105 IPC10 (Interrupt Priority Control 1) 105 IPC14 (Interrupt Priority Control 13) 117 IPC14 (Interrupt Priority Control 14) 118
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A) 129 DMAxSTB (DMA Channel x RAM Start Address B) 129 DSADR (Most Recent DMA RAM Address) 134 12CxCON (I2Cx Control) 173 12CxMSK (I2Cx Slave Mode Address Mask) 177 12CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 2) 100 IEC3 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 4) 103 IFS0 (Interrupt Flag Status 0) 88 IFS1 (Interrupt Flag Status 1) 90 IFS2 (Interrupt Flag Status 2) 92 IFS3 (Interrupt Flag Status 4) 95 INTCON1 (Interrupt Control 1) 85 INTCON2 (Interrupt Control 2) 87 INTCON2 (Interrupt Priority Control 1) 104 IPC1 (Interrupt Priority Control 1) 105 IPC10 (Interrupt Priority Control 10) 114
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A)129 DMAxSTB (DMA Channel x RAM Start Address B)129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 2) 100 IEC3 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 3) 102 IFS0 (Interrupt Flag Status 0) 88 IFS1 (Interrupt Flag Status 0) 88 IFS1 (Interrupt Flag Status 1) 90 IFS2 (Interrupt Flag Status 4) 95 INTCON1 (Interrupt Control 1) 85 INTCON2 (Interrupt Control 2) 87 INTCON2 (Interrupt Priority Control 1) 105 IPC0 (Interrupt Priority Control 1) 105 IPC10 (Interrupt Priority Control 10) 114 IPC11 (Interrupt Priority Control 12) 116
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A)129 DMAxSTB (DMA Channel x RAM Start Address B)129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 2) 100 IEC3 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 3) 102 IFS0 (Interrupt Flag Status 0) 88 IFS1 (Interrupt Flag Status 1) 90 IFS2 (Interrupt Flag Status 2) 92 IFS3 (Interrupt Flag Status 3) 94 IFS4 (Interrupt Flag Status 4) 95 INTCON1 (Interrupt Control 1) 85 INTCON2 (Interrupt Control 2) 87 INTTREG Interrupt Priority Control 1) 104 IPC1 (Interrupt Priority Control 1) 105 IPC10 (Interrupt Priority Control 10) 114 IPC11 (Interrupt Priority Control 13) 117
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A)129 DMAxSTB (DMA Channel x RAM Start Address B)129 DSADR (Most Recent DMA RAM Address) 134 12CxCON (I2Cx Control) 173 12CxMSK (I2Cx Slave Mode Address Mask) 177 12CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 2) 100 IEC3 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 4) 103 IFS0 (Interrupt Flag Status 0) 88 IFS1 (Interrupt Flag Status 1) 90 IFS2 (Interrupt Flag Status 2) 92 IFS3 (Interrupt Flag Status 3) 94 IFS4 (Interrupt Control 1) 85 INTCON1 (Interrupt Control 2) 87 INTCON1 (Interrupt Control 1) 105 INTCON2 (Interrupt Priority Control 1) 105 INTCON1 (Interrupt Priority Control 1) 114 IPC10 (Interrupt Priority Control 1) 115
DMAxREQ (DMA Channel x IRQ Select) 128 DMAxSTA (DMA Channel x RAM Start Address A)129 DMAxSTB (DMA Channel x RAM Start Address B)129 DSADR (Most Recent DMA RAM Address) 134 I2CxCON (I2Cx Control) 173 I2CxMSK (I2Cx Slave Mode Address Mask) 177 I2CxSTAT (I2Cx Status) 175 ICxCON (Input Capture x Control) 156 IEC0 (Interrupt Enable Control 0) 96 IEC1 (Interrupt Enable Control 1) 98 IEC2 (Interrupt Enable Control 2) 100 IEC3 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 3) 102 IEC4 (Interrupt Enable Control 4) 103 IFS0 (Interrupt Flag Status 0) 88 IFS1 (Interrupt Flag Status 1) 90 IFS2 (Interrupt Flag Status 2) 92 IFS3 (Interrupt Flag Status 4) 95 INTCON1 (Interrupt Control 1) 87 INTCON2 (Interrupt Control 1) 105 IPC0 (Interrupt Priority Control 1) 105 IPC10 (Interrupt Priority Control 10) 114 IPC11 (Interrupt Priority Control 13) 117

IPC6 (Interrupt Priority Control 6) 1	10
IPC7 (Interrupt Priority Control 7) 1	
IPC8 (Interrupt Priority Control 8)1	12
IPC9 (Interrupt Priority Control 9) 1	13
NVMCOM (Flash Memory Control)	70
OCxCON (Output Compare x Control) 1	60
OSCCON (Oscillator Control) 1	38
OSCTUN (FRC Oscillator Tuning)1	41
PLLFBD (PLL Feedback Divisor)1	40
RCON (Reset Control)	74
RSCON (DCI Receive Slot Control) 2	30
SPIxCON1 (SPIx Control 1)1	
SPIxCON2 (SPIx Control 2)1	67
SPIxSTAT (SPIx Status and Control) 1	65
SR (CPU Status)20,	84
T1CON (Timer1 Control) 1	
TSCON (DCI Transmit Slot Control) 2	30
TxCON (T2CON, T4CON, T6CON or T8CON	
Control) 1	52
TyCON (T3CON, T5CON, T7CON or T9CON	
Control) 1	53
UxMODE (UARTx Mode) 1	82
UxSTA (UARTx Status and Control) 1	84
Reset	
Clock Source Selection	76
Special Function Register Reset States	78
Times	76
Reset Sequence	79
Resets	73

S

Serial Peripheral Interface (SPI)	161
Setup for Continuous Output Pulse Generation	157
Setup for Single Output Pulse Generation	157
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALLL Stack Frame	57
Special Features of the CPU	
SPI	
Master, Frame Master Connection	163
Master/Slave Connection	163
Slave, Frame Master Connection	164
Slave, Frame Slave Connection	164
SPI Module	
SPI1 Register Map	44
SPI2 Register Map	44
Symbols Used in Opcode Descriptions	254
System Control	
Register Map	56

Т

Temperature and Voltage Specifications	
AC	273
Timer1	147
Timer2/3, Timer4/5, Timer6/7 and Timer8/9	149
Timing Characteristics	
CLKO and I/O	276
Timing Diagrams	
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0,	
ASAM = 0, SSRC = 000)	299
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0,	
ASAM = 1, SSRC = 111, SAMC = 00001)	300
12-bit A/D Conversion (ASAM = 0, SSRC = 000)	298
CAN I/O	295
DCI AC-Link Mode	294
DCI Multi -Channel, I ² S Modes	292

	ECAN Bit	. 192
	External Clock	. 274
	Frame Sync, AC-Link Start-of-Frame	. 220
	Frame Sync, Multi-Channel Mode	. 220
	I2Cx Bus Data (Master Mode)	. 288
	I2Cx Bus Data (Slave Mode)	. 290
	I2Cx Bus Start/Stop Bits (Master Mode)	. 288
	I2Cx Bus Start/Stop Bits (Slave Mode)	. 290
	I ² S Interface Frame Sync	. 220
	Input Capture (CAPx)	. 281
	OC/PWM	. 282
	Output Compare (OCx)	. 281
	Reset, Watchdog Timer, Oscillator Start-up	
	Timer and Power-up Timer	. 277
	SPIx Master Mode (CKE = 0)	. 283
0	SPIx Master Mode (CKE = 1)	. 284
Sheet4U.com	SPIx Slave Mode (CKE = 0)	. 285
	SPIx Slave Mode (CKE = 1)	. 286
	Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	. 279
Timi	ing Requirements	
	CLKO and I/O	. 276
	DCI AC-Link Mode	
	DCI Multi-Channel, I ² S Modes	. 293
	External Clock	. 274
	Input Capture	. 281
Timi	ing Specifications	
	10-bit A/D Conversion Requirements	. 301
	12-bit A/D Conversion Requirements	. 298
	CAN I/O Requirements	. 295
	I2Cx Bus Data Requirements (Master Mode)	. 289
	I2Cx Bus Data Requirements (Slave Mode)	. 291
	Output Compare Requirements	. 281
	PLL Clock	. 275
	Reset, Watchdog Timer, Oscillator Start-up Timer,	
	Power-up Timer and Brown-out Reset	
	Requirements	. 278
	Simple OC/PWM Mode Requirements	. 282
	SPIx Master Mode (CKE = 0) Requirements	. 283
	SPIx Master Mode (CKE = 1) Requirements	. 284
	SPIx Slave Mode (CKE = 0) Requirements	. 285
	SPIx Slave Mode (CKE = 1) Requirements	. 286
	Timer1 External Clock Requirements	. 279
	Timer2, Timer4, Timer6 and Timer8 External	
	Clock Requirements	. 280
	Timer3, Timer5, Timer7 and Timer9 External	
	Clock Requirements	. 280

U

UART
Baud Rate
Generator (BRG) 180
Break and Sync Transmit Sequence
Flow Control Using UxCTS and UxRTS Pins 181
Receiving in 8-bit or 9-bit Data Mode 181
Transmitting in 8-bit Data Mode 181
Transmitting in 9-bit Data Mode 181
UART Module
UART1 Register Map 44
UART2 Register Map 44
V
Voltage Regulator (On-Chip) 249
W
Watchdog Timer (WDT) 245, 250
Programming Considerations
WWW Address
WWW, On-Line Support 12

NOTES:

vww.DataSheet4U.com

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

	To: RE:	Technical Publications Manager Total Pages Sent Reader Response							
		n: Name							
.DataSheet4U.co		Company Address City / State / ZIP / Country							
		Telephone: () FAX: ()							
	Application (optional):								
	Would you like a reply?YN								
	Device: dsPIC33FJXXXGPX06/X08/ Literature Number: DS70286A								
	Questions:								
	1. What are the best features of this document?								
	-								
	2.	How does this document meet your hardware and software development needs?							
	3. I	Do you find the organization of this document easy to follow? If not, why?							
	-								
	-								
	4. \	What additions to the document do you think would enhance the structure and subject?							
	-								
	5.	What deletions from the document could be made without affecting the overall usefulness?							
	-								
	6. I	Is there any incorrect or misleading information (what and where)?							
	-								
	7.	How would you improve this document?							
	-								
	-								

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Tape and Reel Fla	amily / Size ag (if a nge	(KB)			Exa a)	amples: dsPIC33FJ256GP710I/PT General-purpose dsPIC33 memory, 100-pin, Industria TQFP package.	, 64 KB program
Architecture:	33	= 16-bit [Digital Signal Contro	bller			
Flash Memory Family:	FJ	= Flash p	rogram memory, 3.	3V			
Product Group:	GP2 GP3 GP5 GP7	= Genera = Genera	Il purpose family Il purpose family Il purpose family Il purpose family				
Pin Count:	06 08 10	= 64-pin = 80-pin = 100-pin	I				
Temperature Range:	I	= -40°C to	+85°C (Industri	ial)			
Package:	PT		or 12x12 mmTQFP	(Thin Quad Flat-			
	PF	pack) = 14x14 r	mmTQFP (Thin Qua	ad Flatpack)			
Pattern	Three	-diait QTP. SQ	TP, Code or Specia	al Requirements			



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

12/08/06