

**DALLAS**  
**SEMICONDUCTOR**

# DS1758Y

## 3-Volt Partitionable 128K x 16 NV SRAM

### FEATURES

- 10 year minimum data retention in the absence of external power
- Data is automatically write protected during power loss
- Write protects selected blocks of memory when programmed
- Separate upper-byte and lower-byte chip selection inputs
- Low-power CMOS
- Unlimited write cycles
- Read and write access times as fast as 150 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full  $\pm 10\%$   $V_{CC}$  operating range
- Optional industrial temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (designated IND)

### PIN ASSIGNMENT

$\overline{\text{CEU}}$	1	40	$V_{CC}$
$\overline{\text{CEL}}$	2	39	$\overline{\text{WE}}$
DQ15	3	38	A16
DQ14	4	37	A15
DQ13	5	36	A14
DQ12	6	35	A13
DQ11	7	34	A12
DQ10	8	33	A11
DQ9	9	32	A10
DQ8	10	31	A9
GND	11	30	GND
DQ7	12	29	A8
DQ6	13	28	A7
DQ5	14	27	A6
DQ4	15	26	A5
DQ3	16	25	A4
DQ2	17	24	A3
DQ1	18	23	A2
DQ0	19	22	A1
$\overline{\text{OE}}$	20	21	A0

40-PIN ENCAPSULATED PACKAGE  
740 MIL EXTENDED

### PIN DESCRIPTION

A0–A16	– Address Inputs
DQ0–DQ15	– Data In/Data Out
$\overline{\text{CEU}}$	– Chip Enable Upper Byte
$\overline{\text{CEL}}$	– Chip Enable Lower Byte
$\overline{\text{WE}}$	– Write Enable
$\overline{\text{OE}}$	– Output Enable
$V_{CC}$	– Power Supply
GND	– Ground

### DESCRIPTION

The DS1758 128K x 16 NV SRAMs are 2,097,152 bit, fully static, nonvolatile SRAMs, organized as 131,072 words by 16 bits. Each NV SRAM has a self contained lithium energy source and control circuitry which constantly monitors  $V_{CC}$  for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. In addition, the DS1758 has the ability to unconditionally

write protect blocks of memory so that inadvertent write cycles do not corrupt programs or important data. DS1758 devices can be used in place of solutions which build nonvolatile 128K x 16 memory by utilizing a variety of discrete components. There is no limit on the number of write cycles that can be executed, and no additional support circuitry is required for microprocessor interfacing.

**READ MODE**

The DS1758 devices execute a read cycle whenever  $\overline{WE}$  (Write Enable) is inactive (high), either/both of  $\overline{CEU}$  or  $\overline{CEL}$  (Chip Enables) are active (low) and  $\overline{OE}$  (Output Enable) is active low. The unique address specified by the 17 address inputs (A0–A16) defines which of the 131,072 words of data is to be accessed. The status of  $\overline{CEU}$  and  $\overline{CEL}$  determines whether all or part of the addressed word is accessed. If  $\overline{CEU}$  is active with  $\overline{CEL}$  inactive, then only the upper byte of the addressed word is accessed. If  $\overline{CEU}$  is inactive with  $\overline{CEL}$  active, then only the lower byte of the addressed word is accessed. If both the  $\overline{CEU}$  and  $\overline{CEL}$  inputs are active (low), then the entire 16-bit word is accessed. Valid data will be available to the 16 data output drivers within  $t_{ACC}$  (Access Time) after the last address input signal is stable, providing that  $\overline{CEU}$ ,  $\overline{CEL}$  and  $\overline{OE}$  access times are also satisfied. If  $\overline{OE}$ ,  $\overline{CEU}$ , and  $\overline{CEL}$  access times are not satisfied, then data access must be measured from the later occurring signal, and the limiting parameter is either  $t_{CO}$  for  $\overline{CEU}$ ,  $\overline{CEL}$ , or  $t_{OE}$  for  $\overline{OE}$  rather than address access.

**WRITE MODE**

The DS1758 devices execute a write cycle whenever  $\overline{WE}$  and either/both of  $\overline{CEU}$  or  $\overline{CEL}$  are active (low) after address inputs are stable. The unique address specified by the 17 address inputs (A0–A16) defines which of the 131,072 words of data is accessed. The status of  $\overline{CEU}$  and  $\overline{CEL}$  determines whether all or part of the addressed word is accessed. If  $\overline{CEU}$  is active with  $\overline{CEL}$  inactive, then only the upper byte of the addressed word is accessed. If  $\overline{CEU}$  is inactive with  $\overline{CEL}$  active, then only the lower byte of the addressed word is accessed. If both the  $\overline{CEU}$  and  $\overline{CEL}$  inputs are active (low), then the entire 16-bit word is accessed. The write cycle is terminated by the earlier rising edge of  $\overline{CEU}$  and/or  $\overline{CEL}$ , or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery time ( $t_{WR}$ ) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ( $\overline{CEU}$  and/or  $\overline{CEL}$ , and  $\overline{OE}$  active) then  $\overline{WE}$  will disable outputs in  $t_{ODW}$  from its falling edge.

**READ/WRITE FUNCTION Table 1**

$\overline{OE}$	$\overline{WE}$	$\overline{CEL}$	$\overline{CEU}$	$V_{CC}$ CURRENT	DQ0–DQ7	DQ8–DQ15	CYCLE PERFORMED
H	H	X	X	$I_{CCO}$	High–Z	High–Z	Output Disabled
L	H	L	L	$I_{CCO}$	Output	Output	Read Cycle
L	H	L	H		Output	High–Z	
L	H	H	L		High–Z	Output	
X	L	L	L	$I_{CCO}$	Input	Input	Write Cycle
X	L	L	H		Input	High–Z	
X	L	H	L		High–Z	Input	
X	X	H	H	$I_{CCS}$	High–Z	High–Z	Output Disabled

### DATA RETENTION MODE

The DS1758Y provides full functional capability for  $V_{CC}$  greater than 2.7 volts, and write protects by 2.5 volts. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The nonvolatile static RAMs constantly monitor  $V_{CC}$ . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs to the RAM become "don't care," and all outputs become high impedance. As  $V_{CC}$  falls below approximately 3.0 volts, the power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when  $V_{CC}$  rises above approximately 2.6 volts, the power switching circuit connects external  $V_{CC}$  to RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{CC}$  exceeds 2.70 volts.

### FRESHNESS SEAL

Each DS1758 is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{CC}$  is applied and remains at a level of greater than  $V_{TP}$  first, the lithium energy source is enabled for battery backup operation.

### PARTITION PROGRAMMING MODE

The register controlling the partitioning logic is selected by recognition of a specific binary pattern which is sent

on address lines A13–A16. These address lines are the four upper order address lines being sent to RAM. The pattern is sent by 20 consecutive read cycles, using both  $\overline{CEU}$  and  $\overline{CEL}$ , with the exact pattern as shown in Table 1. Pattern matching must be accomplished using read cycles; any write cycles will reset the pattern matching circuitry. If this pattern is matched perfectly, then the 21st through 24th read cycles will load the partition register. Since there are 16 protectable partitions, the size of each partition is 128K/16 or 8K x 16. Each partition is represented by one of the 16 bits contained in the 21st through 24th read cycles as defined by A13 through A16 and shown in Table 2. A logical 1 in a bit location write protects the corresponding partition. A logical 0 in a bit location disables write protection. For example, if during the pattern match sequence bit 22 on address pin A14 was a 1, this would cause the partition register location for partition 5 to be set to a 1. This in turn would cause the DS1758 devices to inhibit  $\overline{WE}$  internally when A16 A15 A14 A13=0101. Note that while programming the partition register, data which is being accessed from the RAM should be ignored since the purpose of the 24 read cycles is to program the partition register, not to access data from RAM.

**PATTERN MATCH TO WRITE PARTITION REGISTER** Table 2

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
A13	1	0	1	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1	X	X	X	X
A14	1	1	1	1	1	0	0	1	1	1	0	0	1	0	1	1	0	0	0	0	X	X	X	X
A15	1	1	1	1	0	0	1	1	1	0	0	1	0	1	0	1	0	0	0	1	X	X	X	X
A16	1	1	0	0	0	1	1	1	0	0	1	0	0	0	1	0	1	0	0	0	X	X	X	X

FIRST BITS ENTERED

LAST BITS ENTERED

**PARTITION REGISTER MAPPING** Table 3

Address Pin	Bit number in pattern match sequence	Partition Number	Address State Affected (A <sub>16</sub> A <sub>15</sub> A <sub>14</sub> A <sub>13</sub> )
A13	BIT 21	PARTITION 0	0000
A14	BIT 21	PARTITION 1	0001
A15	BIT 21	PARTITION 2	0010
A16	BIT 21	PARTITION 3	0011
A13	BIT 22	PARTITION 4	0100
A14	BIT 22	PARTITION 5	0101
A15	BIT 22	PARTITION 6	0110
A16	BIT 22	PARTITION 7	0111
A13	BIT 23	PARTITION 8	1000
A14	BIT 23	PARTITION 9	1001
A15	BIT 23	PARTITION 10	1010
A16	BIT 23	PARTITION 11	1011
A13	BIT 24	PARTITION 12	1100
A14	BIT 24	PARTITION 13	1101
A15	BIT 24	PARTITION 14	1110
A16	BIT 24	PARTITION 15	1111

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground

-0.3V to +7.0V

Operating Temperature

0°C to 70°C, -40°C to +85°C for IND parts

Storage Temperature

-40°C to +70°C, -40°C to +85°C for IND parts

Soldering Temperature

260°C for 10 seconds

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**(t<sub>A</sub>: See Note 10)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1758Y Power Supply Voltage	V <sub>CC</sub>	2.7	3.0	4.0	V	
Logic 1	V <sub>IH</sub>	2.2		V <sub>CC</sub>	V	
Logic 0	V <sub>IL</sub>	0.0		+0.4	V	

**DC ELECTRICAL CHARACTERISTICS**(t<sub>A</sub>: See Note 10) (V<sub>CC</sub>=2.7V to 3.6V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I <sub>IL</sub>	-2.0		+2.0	μA	
I/O Leakage Current CE ≥ V <sub>IH</sub> ≤ V <sub>CC</sub>	I <sub>IO</sub>	-1.0		+1.0	μA	
Output Current @ 2.2V	I <sub>OH</sub>	-0.5			mA	
Output Current @ 0.4V	I <sub>OL</sub>	2.0			mA	
Standby Current CEU, CEL=2.2V	I <sub>CCS1</sub>		4.0	8.0	mA	
Standby Current CEU, CEL = V <sub>CC</sub> - 0.5V	I <sub>CCS2</sub>		2.0	3.0	mA	
Operating Current	I <sub>CCO</sub>			80	mA	
Write Protection Voltage	V <sub>TP</sub>	2.50	2.60	2.70	V	

**CAPACITANCE**(t<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		20	25	pF	
Input/Output Capacitance	C <sub>IO</sub>		5	10	pF	





**AC ELECTRICAL CHARACTERISTICS**(t<sub>A</sub>: See Note 10) (V<sub>CC</sub>=2.7V to 3.6V)


PARAMETER	SYMBOL	DS1758Y-150		DS1758Y-200		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t <sub>RC</sub>	150		200		ns	
Access Time	t <sub>ACC</sub>		150		200	ns	
$\overline{OE}$ to Output Valid	t <sub>OE</sub>		70		100	ns	
$\overline{CE}$ to Output Valid	t <sub>CO</sub>		150		200	ns	
$\overline{OE}$ or $\overline{CE}$ to Output Valid	t <sub>COE</sub>	5		5		ns	5
Output High Z from Deselection	t <sub>OD</sub>		50		50	ns	5
Output Hold from Address Change	t <sub>OH</sub>	5		5		ns	
Write Cycle Time	t <sub>WC</sub>	150		200		ns	
Write Pulse Width	t <sub>WP</sub>	120		150		ns	3
Address Setup Time	t <sub>AW</sub>	0		0		ns	
Write Recovery Time	t <sub>WR1</sub>	10		10		ns	12
	t <sub>WR2</sub>	10		10		ns	13
Output High Z from $\overline{WE}$	t <sub>ODW</sub>		50		50	ns	5
Output Active from $\overline{WE}$	t <sub>OEW</sub>	5		5		ns	5
Data Setup Time	t <sub>DS</sub>	60		80		ns	4
Data Hold Time	t <sub>DH1</sub>	10		10		ns	12
	t <sub>DH2</sub>	10		10		ns	13

**AC ELECTRICAL CHARACTERISTICS**(t<sub>A</sub>: See Note 10) (V<sub>CC</sub>=2.7V to 3.6V)\*


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Address Setup	t <sub>AS</sub>	0			ns	
Address Hold	t <sub>AH</sub>	50			ns	
Read Recovery	t <sub>RR</sub>	20			ns	
$\overline{CE}$ Pulse Width	t <sub>CW</sub>	75			ns	

\*For loading partition register

**TIMING DIAGRAM: LOADING PARTITION REGISTER****READ CYCLE**

**WRITE CYCLE 1**


SEE NOTES 2, 3, 4, 6, 7, 8 AND 12

**WRITE CYCLE 2**

SEE NOTES 2, 3, 4, 6, 7, 8 AND 13



## POWER-DOWN/POWER-UP CONDITION



## POWER-DOWN/POWER-UP TIMING

(t<sub>A</sub>: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\overline{CEU}$ , $\overline{CEL}$ , $\overline{WE}$ at V <sub>IH</sub> before Power-Down	t <sub>PD</sub>	0			μs	11
V <sub>CC</sub> Slew from V <sub>TP</sub> to 0V (CE at V <sub>IH</sub> )	t <sub>F</sub>	300			μs	
V <sub>CC</sub> Slew from 0V to V <sub>TP</sub> (CE at V <sub>IH</sub> )	t <sub>R</sub>	0			μs	
$\overline{CEU}$ , $\overline{CEL}$ , $\overline{WE}$ at V <sub>IH</sub> after Power-Up	t <sub>REC</sub>	100		200	ms	

(t<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t <sub>DR</sub>	10			years	9

## WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

## NOTES:

- $\overline{WE}$  is high for a read cycle.
- $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
- t<sub>WP</sub> is specified as the logical AND of  $\overline{CEU}$  or  $\overline{CEL}$  and  $\overline{WE}$ . t<sub>WP</sub> is measured from the latter of  $\overline{CEU}$ ,  $\overline{CEL}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CEU}$ ,  $\overline{CEL}$  or  $\overline{WE}$  going high.


4.  $t_{DS}$  is measured from the earlier of  $\overline{CEU}$  or  $\overline{CEL}$  or  $\overline{WE}$  going high.
5. These parameters are sampled with a 5 pF load and are not 100% tested.
6. If the  $\overline{CEU}$  or  $\overline{CEL}$  low transition occurs simultaneously with or later than the  $\overline{WE}$  low transition, the output buffers remain in a high impedance state during this period.
7. If the  $\overline{CEU}$  or  $\overline{CEL}$  high transition occurs prior to or simultaneously with the  $\overline{WE}$  high transition, the output buffers remain in high impedance state during this period.
8. If  $\overline{WE}$  is low or the  $\overline{WE}$  low transition occurs prior to or simultaneously with the  $\overline{CEU}$  or  $\overline{CEL}$  low transition, the output buffers remain in a high impedance state during this period.
9. Each DS1758 has a built-in switch that disconnects the lithium source until  $V_{CC}$  is first applied by the user. The expected  $t_{DR}$  is defined as accumulative time in the absence of  $V_{CC}$  starting from the time power is first applied by the user.
10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
11. In a power down condition the voltage on any pin may not exceed the voltage on  $V_{CC}$ .
12.  $t_{WR1}$ ,  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
13.  $t_{WR2}$ ,  $t_{DH2}$  are measured from  $\overline{CEU}$  OR  $\overline{CEL}$  going high.

**DC TEST CONDITIONS**


Outputs Open  
 Cycle = 200 ns  
 All voltages are referenced to ground

**AC TEST CONDITIONS**

Output Load: 100 pF + 1TTL Gate  
 Input Pulse Levels:  
     0.0 to 2.7 volts  
 Timing Measurement Reference Levels  
     Input: 1.5V  
     Output: 1.5V  
 Input Pulse Rise and Fall Times: 5 ns

**ORDERING INFORMATION**

## DS1758Y NONVOLATILE SRAM, 40-PIN 740 MIL EXTENDED MODULE



PKG	40-PIN	
DIM	MIN	MAX
A IN. MM	2.080 52.83	21.00 53.34
B IN. MM	0.715 18.16	0.740 18.80
C IN. MM	0.345 8.76	0.365 9.27
D IN. MM	0.085 2.16	0.115 2.92
E IN. MM	0.015 0.38	0.030 0.76
F IN. MM	0.120 3.05	0.160 4.06
G IN. MM	0.090 2.29	0.110 2.79
H IN. MM	0.590 14.99	0.630 16.00
J IN. MM	0.008 0.20	0.012 0.30
K IN. MM	0.015 0.43	0.025 0.58