



November 1988
Revised February 2005

74AC14 • 74ACT14

Hex Inverter with Schmitt Trigger Input

General Description

The 74AC14 and 74ACT14 contain six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional inverters.

The 74AC14 and 74ACT14 have hysteresis between the positive-going and negative-going input thresholds (typically 1.0V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations.

Features

- I_{CC} reduced by 50%
- Outputs source/sink 24 mA
- 74ACT14 has TTL-compatible inputs

Ordering Code:



Order Number	Package Number	Package Description
74AC14SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC14SCX_NL (Note 1)	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC14SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC14MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC14MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC14PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT14SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ACT14MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT14MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT14PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Pb-Free package per JEDEC J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Logic Symbol**Connection Diagram****Function Table**

Input	Output
A	O-bar
L	H
H	L

Pin Descriptions

Pin Names	Description
I _n	Inputs
O _n	Outputs

Absolute Maximum Ratings ^(Note 2)		Recommended Operating Conditions				
Supply Voltage (V_{CC})	-0.5V to +7.0V	Supply Voltage (V_{CC})				
DC Input Diode Current (I_{IK})		AC	2.0V to 6.0V			
$V_I = -0.5V$	-20 mA	ACT	4.5V to 5.5V			
$V_I = V_{CC} + 0.5V$	+20 mA	Input Voltage (V_I)	0V to V_{CC}			
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$	Output Voltage (V_O)	0V to V_{CC}			
DC Output Diode Current (I_{OK})		Operating Temperature (T_A)	-40°C to +85°C			
$V_O = -0.5V$	-20 mA					
$V_O = V_{CC} + 0.5V$	+20 mA					
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$					
DC Output Source or Sink Current (I_O)	± 50 mA	Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.				
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	± 50 mA					
Storage Temperature (T_{STG})	-65°C to +150°C					
Junction Temperature (T_J)						
PDIP	140°C					
DC Electrical Characteristics for AC						
Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$		Units	Conditions
			Typ	Guaranteed Limits		
V_{OH}	Minimum HIGH Level Output Voltage	3.0	2.99	2.9	V	$I_{OUT} = -50 \mu A$
		4.5	4.49	4.4		$I_{OH} = 12$
		5.5	5.49	5.4		$I_{OH} = 24$ mA
		3.0	2.56	2.46	V	$I_{OH} = 24$ mA (Note 3)
		4.5	3.86	3.76		
		5.5	4.86	4.76		
V_{OL}	Maximum LOW Level Output Voltage	3.0	0.002	0.1	V	$I_{OUT} = 50 \mu A$
		4.5	0.001	0.1		$I_{OL} = 12$
		5.5	0.001	0.1		$I_{OL} = 24$ mA
		3.0	0.36	0.44	V	$I_{OL} = 24$ mA (Note 3)
		4.5	0.36	0.44		
		5.5	0.36	0.44		
I_{IN} (Note 5)	Maximum Input Leakage Current	5.5		± 0.1	μA	$V_I = V_{CC}$, GND
V_{t+}	Maximum Positive Threshold	3.0		2.2	V	$T_A =$ Worst Case
		4.5		3.2		
		5.5		3.9		
V_{t-}	Minimum Negative Threshold	3.0		0.5	V	$T_A =$ Worst Case
		4.5		0.9		
		5.5		1.1		
$V_{H(MAX)}$	Maximum Hysteresis	3.0		1.2	V	$T_A =$ Worst Case
		4.5		1.4		
		5.5		1.6		
$V_{H(MIN)}$	Minimum Hysteresis	3.0		0.3	V	$T_A =$ Worst Case
		4.5		0.4		
		5.5		0.5		
I_{OLD}	Minimum Dynamic	5.5		75	mA	$V_{OLD} = 1.65V$ Max
I_{OHD}	Output Current (Note 4)	5.5		-75	mA	$V_{OHD} = 3.85V$ Min
I_{CC} (Note 5)	Maximum Quiescent Supply Current	5.5		2.0	μA	$V_{IN} = V_{CC}$ or GND
Note 3: All outputs loaded; thresholds on input associated with output under test.						
Note 4: Maximum test duration 2.0 ms, one output loaded at a time.						
Note 5: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .						

AC Electrical Characteristics for AC

Symbol	Parameter	V_{CC} (V) (Note 6)	$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -40^\circ C \text{ to } +85^\circ C$ $C_L = 50 \text{ pF}$			Units
			Min	Typ	Max	Min	Max		
t_{PLH}	Propagation Delay	3.3 5.0	1.5 1.5	9.5 7.0	13.5 10.0	1.5 1.5	15.0 11.0	ns	
t_{PHL}	Propagation Delay	3.3 5.0	1.5 1.5	7.5 6.0	11.5 8.5	1.5 1.5	13.0 9.5	ns	

Note 6: Voltage Range 3.3 is $3.3V \pm 0.3V$

Voltage Range 5.0 is $5.0V \pm 0.5V$

DC Electrical Characteristics for ACT

Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$		$T_A = -40^\circ C \text{ to } +85^\circ C$		Units	Conditions
			Typ	Guaranteed Limits				
V_{IH}	Minimum HIGH Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V_{IL}	Maximum LOW Level Output Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V_{OH}	Minimum HIGH Level Output Voltage	4.5 5.5	4.49 5.49	434 5.4	4.4 5.4		V	$I_{OUT} = -50\mu A$
		4.5 5.5		3.86 4.86	3.76 4.76		V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA (Note 7)}$
V_{OL}	Maximum LOW Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1		V	$I_{OUT} = 50 \mu A$
		4.5 5.5		0.36 0.36	0.44 0.44		V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 24 \text{ mA}$ $I_{OL} = 24 \text{ mA (Note 7)}$
I_{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0		μA	$V_I = V_{CC}, \text{ GND}$
$V_{H(MAX)}$	Maximum Hysteresis	4.5 5.5		1.4 1.6	1.4 1.6		V	$T_A = \text{Worst Case}$
$V_{H(MIN)}$	Minimum Hysteresis	4.5 5.5		0.4 0.5	0.4 0.5		V	$T_A = \text{Worst Case}$
V_{t+}	Maximum Positive Threshold	4.5 5.5		2.0 2.0	2.0 2.0		V	$T_A = \text{Worst Case}$
V_{t-}	Minimum Negative Threshold	4.5 5.5		0.8 0.8	0.8 0.8		V	$T_A = \text{Worst Case}$
I_{CCT}	Maximum I_{CC}/Input	5.5	0.6		1.5		mA	$V_I = V_{CC} - 2.1V$
I_{OLD}	Minimum Dynamic Output Current (Note 8)	5.5			75		mA	$V_{OLD} = 1.65V \text{ Max}$
I_{OHD}		5.5			-75		mA	$V_{OHD} = 3.85V \text{ Min}$
I_{CC}	Maximum Quiescent Supply Current	5.5		2.0	20.0		μA	$V_{IN} = V_{CC}$ or GND

Note 7: All outputs loaded; thresholds on input associated with output under test.

Note 8: Maximum test duration 2.0 ms, one output loaded at a time.


AC Electrical Characteristics for ACT

Symbol	Parameter	V_{CC} (V) (Note 9)	$T_A = +25^\circ C$			$T_A = -40^\circ C \text{ to } +85^\circ C$			Units
			Min	Typ	Max	Min	Max		
t_{PLH}	Propagation Delay Data to Output	5.0	3.0	8.0	10.0	3.0	11.0	ns	
t_{PHL}	Propagation Delay Data to Output	5.0	3.0	8.0	10.0	3.0	11.0	ns	

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$



Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	$V_{CC} = \text{OPEN}$
C_{PD}	Power Dissipation Capacitance for AC for ACT	25.0 80	pF	$V_{CC} = 5.0V$


Physical Dimensions inches (millimeters) unless otherwise noted

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M14A



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION








DIMENSIONS ARE IN MILLIMETERS



DETAIL A

**Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

MTC14revD

**14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC14**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com