BLF6G10-45

Power LDMOS transistor

Rev. 01 — 3 February 2009

Product data sheet

1. Product profile

1.1 General description

45 W LDMOS power transistor for base station applications at frequencies from 800 MHz to 1000 MHz.

Table 1. Typical performance

RF performance at T_{case} = 25 °C in a common source class-AB production test circuit.

Mode of operation	f	V_{DS}	$P_{L(AV)}$	Gp	η_{D}	ACPR
	(MHz)	(V)	(W)	(dB)	(%)	(dBc)
2-carrier W-CDMA	920 to 960	28	1.0	22.5	7.8	-48.5 ^[1]

^[1] Test signal: 3GPP; test model 1; 64 DPCH; PAR = 7.5 dB at 0.01 % probability on CCDF per carrier; carrier spacing 5 MHz

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

1.2 Features

- Typical 2-carrier W-CDMA performance at frequencies of 920 MHz and 960 MHz, a supply voltage of 28 V and an I_{Dq} of 350 mA:
 - Average output power = 1.0 W
 - ◆ Gain = 22.5 dB
 - ◆ Efficiency = 7.8 %
 - ◆ ACPR = -48.5 dBc
- Easy power control
- Integrated ESD protection
- Excellent ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation (800 MHz to 1000 MHz)
- Internally matched for ease of use
- Compliant to Directive 2002/95/EC, regarding restriction of hazardous substances (RoHS)



1.3 Applications

RF power amplifiers for W-CDMA base stations and multi carrier applications in the 800 MHz to 1000 MHz frequency range.

2. Pinning information

Table 2. Pinning

	9		
Pin	Description	Simplified outline	Symbol
1	drain		
2	gate		1 <u> </u>
3	source		2 — 3 3 sym112

^[1] Connected to flange

3. Ordering information

Table 3. Ordering information

Type number	Package	e	
	Name	Description	Version
BLF6G10-45	-	flanged ceramic package; 2 mounting holes; 2 leads	SOT608A

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	65	V
V_{GS}	gate-source voltage		-0.5	+13	V
I _D	drain current		-	13	Α
T _{stg}	storage temperature		-65	+150	°C
T _j	junction temperature		-	225	°C

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{\text{th(j-case)}}$	thermal resistance from junction to case	T_{case} = 80 °C; P_L = 12.5 W	1.7	K/W

BLF6G10-45_1 © NXP B.V. 2009. All rights reserved.

6. Characteristics

Table 6. Characteristics

 T_i = 25 °C per section; unless otherwise specified.

	· · · · · · · · · · · · · · · · · · ·					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.5 \text{ mA}$	65	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_{D} = 72 \text{ mA}$	1.35	1.9	2.35	V
V_{GSq}	gate-source quiescent voltage	$V_{DS} = 28 \text{ V}; I_{D} = 430 \text{ mA}$	1.7	2.15	2.7	V
I _{DSS}	drain leakage current	$V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V}$	-	-	1.4	μΑ
I _{DSX}	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}$	-	12.5	-	Α
I_{GSS}	gate leakage current	$V_{GS} = 11 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	140	nA
g _{fs}	forward transconductance	$V_{DS} = 10 \text{ V}; I_D = 3.6 \text{ A}$	-	5	-	S
R _{DS(on)}	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $I_D = 2.52 \text{ A}$	-	0.2	-	Ω

7. Application information


Table 7. Application information

Mode of operation: 2-carrier W-CDMA; PAR 7.5 dB at 0.01 % probability on CCDF; 3GPP test model 1; 1-64 PDPCH; f_1 = 922.5 MHz; f_2 = 927.5 MHz; f_3 = 952.5 MHz; f_4 = 957.5 MHz; RF performance at V_{DS} = 28 V; I_{Dq} = 350 mA; T_{case} = 25 °C; unless otherwise specified; in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Gp	power gain	$P_{L(AV)} = 1.0 \text{ W}$	21	22.5	23.9	dB
RLin	input return loss	$P_{L(AV)} = 1.0 \text{ W}$	8	13	-	dB
η_{D}	drain efficiency	$P_{L(AV)} = 1.0 \text{ W}$	6.9	7.8	-	%
ACPR	adjacent channel power ratio	$P_{L(AV)} = 1.0 \text{ W}$	-	-48.5	-45.5	dBc


7.1 Ruggedness in class-AB operation

The BLF6G10-45 is capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions: V_{DS} = 28 V; I_{Dq} = 350 mA; P_{L} = 35 W (CW); f = 960 MHz.




 V_{DS} = 28 V; I_{Dq} = 350 mA; f = 960 MHz.

Fig 1. One-tone CW power gain and drain efficiency as functions of load power; typical values




 $V_{DS} = 28 \text{ V}; I_{Dq} = 350 \text{ mA}; f_1 = 960 \text{ MHz}; f_2 = 960.1 \text{ MHz}.$

Fig 2. Two-tone CW power gain and drain efficiency as functions of peak envelope load power; typical values



 $V_{DS} = 28 \text{ V}; I_{Dq} = 350 \text{ mA}; f_1 = 960 \text{ MHz}; f_2 = 960.1 \text{ MHz}.$


Fig 3. Intermodulation distortion as a function of peak envelope load power; typical values



 $V_{DS} = 28 \text{ V}; I_{Dq} = 350 \text{ mA}; f_1 = 952.5 \text{ MHz}; f_2 = 957.5 \text{ MHz}; carrier spacing 5 \text{ MHz}.$

- (1) f = 955 MHz
- (2) f = 925 MHz

Fig 4. 2-carrier W-CDMA power gain and drain efficiency as functions of average load power; typical values





 V_{DS} = 28 V; I_{Dq} = 350 mA; f_1 = 952.5 MHz; f_2 = 957.5 MHz; carrier spacing 5 MHz.

- (1) f = 955 MHz
- (2) f = 925 MHz

Fig 5. 2-carrier W-CDMA adjacent channel power ratio, low frequency range as functions of average load power; typical values

\odot **Test information**





The striplines are on a double copper-clad Taconic RF35 Printed-Circuit Board (PCB) with ϵ_{r} = 3.5 and thickness = 0.76 mm.

See Table 8 for list of components.

Fig 7. Component layout for 920 MHz and 960 MHz test circuit for 2-carrier W-CDMA

Table 8. List of components (see Figure 6 and Figure 7).

All capacitors should be soldered vertically.

Component	Description	Value	Remarks
C1	multilayer ceramic chip capacitor	3.0 pF	[1]
C2	multilayer ceramic chip capacitor	1 pF	[1]
C3	multilayer ceramic chip capacitor	6.2 pF	[1]
C4	multilayer ceramic chip capacitor	2 pF	[1]
C5	multilayer ceramic chip capacitor	1.0 pF	[1]
C6	multilayer ceramic chip capacitor	6.8 pF	[1]
C7	multilayer ceramic chip capacitor	6.8 pF	[1]
C8, C11, C14	multilayer ceramic chip capacitor	68 pF	[1]
C9, C10, C12, C13	multilayer ceramic chip capacitor	330 nF; 50 V	[2]
C15	multilayer ceramic chip capacitor	$4.5~\mu F;50~V$	[2]
C16	Electrolytic capacitor	220 μF	
F1	Ferrite SMD bead	-	Ferroxcube BDS 3/3/8.9-4S2 or equivalent
Q3	BLF6G10-45	-	
R1	SMD resistor	$4.7~\Omega;~0.1~W$	
R2	SMD resistor	6.8 Ω; 0.1 W	


^[1] American Technical Ceramics type 100B or capacitor of same quality.

[2] TDK or capacitor of same quality.

9. Package outline

Flanged ceramic package; 2 mounting holes; 2 leads

SOT608A



OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT608A						01-02-22 02-02-11

Fig 8. Package outline SOT608A

BLF6G10-45_1

© NXP B.V. 2009. All rights reserved.

8 of 11

10. Abbreviations

Table 9. Abbreviations

Acronym	Description
3GPP	3rd Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Waveform
DPCH	Dedicated Physical CHannel
LDMOS	Laterally Diffused Metal Oxide Semiconductor
PAR	Peak-to-Average power Ratio
PDPCH	transmission Power of the Dedicated Physical CHannel
RF	Radio Frequency
VSWR	Voltage Standing-Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

11. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF6G10-45_1	20090203	Product data sheet	-	-

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

12.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

14. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications 2
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 2
6	Characteristics 3
7	Application information 3
7.1	Ruggedness in class-AB operation 3
8	Test information 6
9	Package outline 8
10	Abbreviations9
11	Revision history 9
12	Legal information
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks 10
13	Contact information 10
1.1	Contonts 11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





© NXP B.V. 2009. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 3 February 20

Date of release: 3 February 2009 Document identifier: BLF6G10-45_1