#### TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# **T6C61**

#### COLUMN DRIVER FOR A DOT MATRIX LCD

The T6C61 is a 160-channel-output column driver for an STN dot matrix LCD.

The T6C61 features a 42-V LCD drive voltage and a 25-MHz maximum operating frequency. The T6C61 is able to drive LCD panels with a duty ratio of up to 1 / 480.

It is recommended for use with the T6C14.

#### **FEATURES**

Display duty application : to 1/480LCD drive signal : 160

Data transfer
 8-bit bidirectional
 Operating frequency
 25 MHz (V<sub>DD</sub> = 4.5 V)

 $13 \text{ MHz} (V_{DD} = 2.7 \text{ V})$ 


• LCD drive voltage : 14 to 42 V (max 45 V)

Power supply voltage : 2.7 to 5.5 V
 Operating temperature : -20 to 75°C


• LCD drive output resistance:  $700 \Omega$  (typ.),  $1200 \Omega$  (max) (20 V, 1 / 13 bias)

Display-off function
 When / DSPOF is L, all LCD drive outputs (O1 to O160) remain at the V5 level.

Low power consumption : Cascade connection and auto enable transfer functions are available.




### **BLOCK DIAGRAM**



2

### **PIN ASSIGNMENT**



The above diagram shows the pin configuration of the LSI chip, not that of the tape carrier package.

3 2001-11-27



## **PIN FUNCTIONS**

PIN NAME	1/0	FUNCTIONS	LEVEL
O1 to O160	Output	Output for LCD drive signal	V <sub>0</sub> to V <sub>5</sub>
EIO1, EIO2	1/0	Input / output for enable signal DIR selects In or Out. Connect EIO (IN) of 1st LSI to L. For a cascade connection, connect EIO (OUT) to EIO (IN) of next LSI. When DIR is high level, refer to as below. SCP rising edge that input after falling edge of EIO1 (IN) is set to be enable. At SCP 20 th clock, all 160-bit data latched, When EIO2 (OUT) is disenable, it is always set to high level. IN SCP rising edge to next SCP rising edge after 20 clock from chip enable, it is set to low level.	
DI1 to DI8	Input	Input for data signal	
DIR	Input	(Direction) Input for data flow direction select	
/ DSPOF	Input	(Display Off) / DSPOF = L : Display-off mode, (O1 to O160) remain at the V5 level. / DSPOF = H: Function mode, (O1 to O160) are operational.	$V_{DD}$ to $V_{SS}$
LP	Input	(Latch Pulse) Input for latch pulse Display data is latched on the falling edge of LP. When EIO (IN) = L, setting SCP·LP = H enables the 1st LSI. When EIO (IN) is fixed to low level, 1st LSI in cascade connectio nis latched chip enable at /SCP LP = high level.	
FR	Input	(Frame) Input for frame signal	
SCP	Input	(Shift Clock Pulse) Input for shift clock pulse	
TEST	Input	(Test) Fix to L or open	
$V_{DD}$	_	Power supply for internal logic (5 V)	
V <sub>SS</sub> LOG	_	Power supply for internal logic (0 V)	
V <sub>SS</sub> L·R	_	Power supply for LCD drive circuit	
V <sub>5</sub> L·R	_	Power supply for LCD drive circuit	
V <sub>3</sub> L·R	_	Power supply for LCD drive circuit	_
V <sub>2</sub> L·R	_	Power supply for LCD drive circuit	
V <sub>0</sub> L⋅R	_	Power supply for LCD drive circuit	
V <sub>CC</sub> L·R	_	Power supply for LCD drive circuit	

T6C61

# RELATION BETWEEN FR, DATA INPUT AND OUTPUT LEVEL

FR	DATA INPUT (DI1 to DI8)	/ DSPOF	OUTPUT LEVEL
Н	L	Н	V <sub>2</sub>
Н	Н	Н	V <sub>0</sub>
L	L	Н	V <sub>3</sub>
L	Н	Н	V <sub>5</sub>
_	_	L	V <sub>5</sub>

### **DATA INPUT FORMAT**

DIR EIO1	ENABLE PIN		(4.4)	INPUT DATA LINE AND OUTPUT BUFFERS						RS	
	EIO1	EIO2	(*1)	DI1	DI2	DI3	DI4	DI5	DI6	DI7	DI8
Н	LI INI	IN OUT	L	O160	O159	O158	O157	O156	O155	O154	O153
	001	F	O8	07	O6	O5	04	О3	O2	O1	
	I OUT	OUT IN	L	01	O2	О3	O4	O5	O6	07	O8
L   001	OUT IN	F	O153	O154	O155	O156	O157	O158	O159	O160	

\*1: L: Last Data F: First Data

5

T6C61

## **TIMING DIAGRAM**

T6C61-6



## **ABSOLUTE MAXIMUM RATINGS**

# (Ensure that the following conditions are maintained, $V_{CC} \ge V_0 \ge V_2 \ge V_3 \ge V_5 \ge V_{SS}$ )

ITEM	SYMBOL	PIN NAME	RATING	UNIT
Supply Voltage 1	V <sub>DD</sub>	$V_{DD}$	- 0.3 to 6.5	
Supply Voltage 2	V <sub>CC</sub>	V <sub>CC</sub> L / R	-0.3 to 45.0	
Supply Voltage 3	V <sub>0</sub> , V <sub>2</sub>	V <sub>O</sub> L / R, V <sub>2</sub> L / R	-0.3 to V <sub>CC</sub> +0.3	V
Supply Voltage 4	V <sub>3</sub> , V <sub>5</sub>	V <sub>3</sub> L / R, V <sub>5</sub> L / R	-0.3 to V <sub>CC</sub> +0.3	
Input Voltage	V <sub>IN</sub>	(*2)	-0.3 to V <sub>DD</sub> +0.3	
Operating Temperature	T <sub>opr</sub>	_	-20 to 75	°C
Storage Temperature	T <sub>stg</sub>	_	-40 to 125	C

<sup>\*2:</sup> SCP, FR, LP, DIR, EIO1, EIO2, DI1 to DI8, / DSPOF, TEST

# ELECTRICAL CHARACTERISTICS DC CHARACTERISTICS

(Unless Otherwise Noted,  $V_{SS} = 0 \text{ V}$ ,  $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$ ,  $V_{CC} = 14 \text{ to } 42 \text{ V}$ ,  $Ta = -20 \text{ to } 75^{\circ}\text{C}$ )


ITE	M	SYMBOL	L CIR- TEST CONDITION CUIT		MIN	TYP.	MAX	UNIT	PIN NAME					
Supply Voltage 1		$V_{DD}$	_	_			2.7	5.0	5.5		$V_{DD}$			
Supply Voltag	je 2	Vcc	_		_		14	_	42		V <sub>CC</sub> L / R			
Input	H Level	V <sub>IH</sub>			_			ı	V <sub>DD</sub>		SCP, FR, LP, DIR, EIO1,			
Voltage	L Level	V <sub>IL</sub>	_		_		0	-	0.2 V <sub>DD</sub>	V	EIO2, DI1 to DI8, / DSPOF, TEST			
Output H Level		V <sub>OH</sub>	_	I <sub>OH</sub> = -0	.5 mA		V <sub>DD</sub> -0.5	ı	VDD		EIO1, EIO2			
Voltage	L Level	V <sub>OL</sub>		$I_{OL} = 0.5$	I <sub>OL</sub> = 0.5 mA			_	0.5					
	H Level	R <sub>OH</sub>		V <sub>OUT</sub> = '	√ <sub>0</sub> − 0.5 \	(*3)	_	700	1200					
Output	M Level	Pou		$V_{OUT} = V_2 \pm 0.5 V$ (*3)			_	700	1200	Ω	O1 to O160			
Resistance	IVI LEVEI	R <sub>OM</sub>	NOM		$V_{OUT} = V_3 \pm 0.5 V$ (*3)			_	700	1200	1 12	01100100		
	L Level	R <sub>OL</sub>		$V_{OUT} = V_5 + 0.5 V$ (*3)			_	700	1200					
Input Current		lu lu	lu	lu	I <sub>IL</sub>		$V_{DD}$	V <sub>CC</sub>	CONDITION	-10		10	μA	V <sub>0</sub> L / R V <sub>2</sub> L / R
input Guirent		ΊL		5.0	42	Standby	10		10	μΛ	V <sub>3</sub> L / R V <sub>5</sub> L / R			
Current Consumption				5.0		Eunction (*4)	_	ı	5.0		\/			
		I <sub>DD</sub> Ope		2.7	20	Function (*4)	_	_	2.5	m <sub>A</sub>				
		I <sub>DD</sub>	_	5.0	20	Function (*5)	-	_	2.0	IIIA	$V_{DD}$			
		St / by		2.7		1 unction (*3)	-	_	1.0					
				5.0	42	Standby	-10	_	10	μA	V <sub>CC</sub> L / R			

<sup>\*3 :</sup>  $V_{CC} = 20 \text{ V}, 1 / 13 \text{ bias}$ 

<sup>\*4 :</sup>  $f_{SCp}$  = 13 MHz,  $f_{LP}$  = 54 kHz,  $f_{FR}$  = 13.5 kHz,  $f_{EIO}$  = 650 kHz Data Format: every bit inverted, while internal data receiver is operating

<sup>\*5:</sup> f<sub>SCp</sub> = 13 MHz, f<sub>LP</sub> = 54 kHz, f<sub>FR</sub> = 13.5 kHz
Data Format: every bit inverted, while internal data receiver is sleeping

### **AC CHARACTERISTICS**



TEST CONDITIONS (1) (Unless Otherwise Noted,  $V_{SS}$  = 0 V,  $V_{DD}$  = 4.5 to 5.5 V,  $V_{CC}$  = 14 to 42 V, Ta = -20 to 75°C)

ITEM	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Clock Cycle	t <sub>C</sub>	_	40	_	_	
SCP Pulse Width	t <sub>CWH</sub>	_	15	_	_	
SCF Fuise Width	t <sub>CWL</sub>	_	15	_	_	
Data Set-Up Time	t <sub>DSU</sub>	_	10	_	_	
Data Hold Time	tDHD	_	10	_	_	
SCP Rise / Fall Time	t <sub>r</sub> , t <sub>f</sub>	_	_	_	(*6)	
LP Rise Time	t <sub>LRP</sub>	_	15	_	_	
LP Fall Time	t <sub>LFP</sub>	_	10	_	_	
LP Pulse Width	t <sub>LW</sub>	_	10	_	_	ns
SCP-to-LP Delay Time	t <sub>SL</sub>	_	5	_	_	115
LP-to-SCP Delay Time	t <sub>LS</sub>	_	10	_	_	
EIO-IN Rise Time	tEIFP	_	20	_	_	
EIO-IN Pulse Width	t <sub>EIW</sub>	_	10	_	_	
SCP-to-EIO Delay Time	t <sub>SE</sub>	_	5	_	_	
EIO-OUT Delay Time	t <sub>EOD</sub>	(*7)	_	_	20	
Output Delay Time 1 (LP → OUT)	t <sub>pd1</sub>	_	_	_	400	
Output Delay Time 2 (FR → OUT)	t <sub>pd2</sub>	_	_	_	400	
Output Delay Time Variation	(*8)	_	_	0	30	

\*6 :  $t_{\text{r}},\,t_{\text{f}} \hspace{-0.05cm} \leq \hspace{-0.05cm} (t_{C} - t_{CWH} - t_{CWL}) \, / \, 2$  and  $t_{\text{r}},\,t_{\text{f}} \hspace{-0.05cm} \leq \hspace{-0.05cm} 50$  ns

\*7:  $C_L = 10 pF$ 

\*8 : Variation in  $t_{pd1}$  and  $t_{pd2}$ 



# **TEST CONDITIONS (2)**

(Unless Otherwise Noted,  $V_{SS} = 0 \text{ V}$ ,  $V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$ ,  $V_{CC} = 14 \text{ to } 42 \text{ V}$ ,  $Ta = -20 \text{ to } 75^{\circ}\text{C}$ )

ITEM	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Clock Cycle	t <sub>C</sub>	_	76	_	_	
SCP Pulse Width	tcwH	_	30	_	_	
SCF Fulse Width	t <sub>CWL</sub>	_	30	_	_	
Data Set-Up Time	t <sub>DSU</sub>	_	28	_	_	
Data Hold Time	t <sub>DHD</sub>	_	28	_	_	
SCP Rise / Fall Time	t <sub>r</sub> , t <sub>f</sub>	_	_	_	(*9)	
LP Rise Time	t <sub>LRP</sub>	_	28	_	_	
LP Fall Time	t <sub>LFP</sub>	_	28	_	_	
LP Pulse Width	t <sub>LW</sub>	_	5	_	_	ns
SCP-to-LP Delay Time	t <sub>SL</sub>	_	10	_	_	113
LP-to-SCP Delay Time	t <sub>LS</sub>	_	40	_	_	
EIO-IN Rise Time	t <sub>EIFP</sub>	_	28	_	_	
EIO-IN Pulse Width	t <sub>EIW</sub>	_	5	_	_	
SCP-to-EIO Delay Time	t <sub>SE</sub>	_		_	_	
EIO-OUT Delay Time	t <sub>EOD</sub>	(*10)	_	_	35	
Output Delay Time 1 (LP → OUT)	t <sub>pd1</sub>	_	_	_	500	
Output Delay Time 2 (FR → OUT)	t <sub>pd2</sub>	_	_	_	500	
Output Delay Time Variation	(*11)	_	_	0	50	

\*9 :  $t_r$ ,  $t_f \le (t_C - t_{CWH} - t_{CWL}) / 2$  and  $t_r$ ,  $t_f \le 50$  ns

\*10 : C<sub>L</sub> = 10 pF

\*11 : Variation in  $t_{pd1}$  and  $t_{pd2}$ 

NOTE : Insert the bypass capacitor (0.1 $\mu$ F) between V<sub>DD</sub> and V<sub>SS</sub>, and between V<sub>CC</sub> and V<sub>SS</sub> to decrease power supply noise.

Place the bypass capacitor as close to the LSI as possible.

#### **RESTRICTIONS ON PRODUCT USE**

000707EBE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with
  the film. Try to design and manufacture products so that there is no chance of users touching the film after
  assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to
  ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as
  industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.
  - This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.