54H/74H71

DESCRIPTION

The "71" is a positive pulse triggered master slave flip-flop with AND-OR gated JK inputs and direct Set (\overline{S}_D) input. JK information is loaded into the master while the Clock is HIGH and transferred to the slave on the HIGH-to-LOW Clock transition. The J and K inputs should be stable while the Clock is HIGH for conventional operation. J

or K input transitions from HIGH-to-LOW should be avoided while the Clock is HIGH due to "One's catching" feature of this flip-flop.

The Set (\overline{S}_D) is an asynchronous active LOW input. When LOW, the \overline{S}_D overrides the Clock and data inputs forcing the Q output HIGH and the \overline{Q} output LOW.


ORDERING CODE (See Section 9 for further Package and Ordering Information)

PACKAGES	PIN CONF.	COMMERCIAL RANGES V _{CC} = 5V ± 5%; T _A = 0°C to '70°C	MILITARY RANGES V _{CC} = 5V ± 10%
Plastic DIP	Fig A	N74H71N	
Ceramic DIP	Fig A	N74H71F	S54H71F
Flatpak	Fig B		S54H71W


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE (a)

PINS			54/74	54H/74H	548/748	54LS/74LS
СP	Clock input	I _{IH} (μΑ) I _{IL} (mA)		100 -4.0		
Ī _D	Set input	l _{IH} (μΑ) l _{IL} (mA)		150 - 6.0		
JK	Data inputs	liਜ (μΑ) liL (mA)		50 -2.0		
Q &	Q Outputs	I _{OH} (μ A) I _{OL} (mA)		-500 20		

LOGIC SYMBOL



PIN CONFIGURATIONS




DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (b)

PARAMETER	DADAMETED	TECT COMPLETIONS	54/74		54H/74H		54\$/74\$		54LS/74LS		UNIT
	TEST CONDITIONS	Min	Max	Min	Max	Min	Max	Min	Max	OMII	
Icc	Supply current	V _{CC} = Max, V _{CP} = 0V				30					mA

NOTES

- The slashed numbers indicate different parametric values for Military/Commercial temperature ranges respectively.
- For family dc characteristics, see inside front cover for 54/74 and 54H/74H and see inside back cover for 54S/74S and 54LS/74LS specification.

LOGIC DIAGRAM



MODE SELECT—TRUTH TABLE

OPERATING MODE		INP	OUTPUTS			
OFERATING MODE	SD	СP	J	K	Q	Q
Asynchronous Set	L	Х	Х	Х	Н	L
Toggle	Н	7.	h	h	q	q
Load "1" (Set)	Н	77.	h	. 1	Н	L
Hold "no change"	Н	7	ı	1	q	q

- H = HIGH voltage level steady state.
- LOW voltage level steady state.
 HIGH voltage level prior to LOW-to-HIGH Clock transition. (C)
- LOW voltage level prior to LOW-to-HIGH Clock transition. (c)
- = Don't care.
- Lower case letters indicate the state of the referenced output prior to the HIGH to LOW Clock transition.
- _ Positive Clock pulse.

AC CHARACTERISTICS T_A = 25°C (See Section 4 for Waveforms and Conditions)

PARAMETER			54	54/74 54H/74H		548/748		54LS/74LS			
		TEST CONDITIONS			C _L = 25pF R _L = 280Ω					UNIT	
			Min	Max	Min	Max	Min	Max	Min	Max	
fMAX	Maximum Clock frequency	Waveform 4			25						MHz
tPLH tPHL	Propagation delay Clock to Output	Waveform 4			:	21 27					ns ns
tPLH tPHL	Propagation delay Set to Output	Waveform 5				13 24					ns ns

AC SETUP REQUIREMENTS T_A = 25°C (See Section 4 for Waveforms and Conditions)

PARAMETER		TEST COMPLETIONS	TEST CONDITIONS 54/74		54H/74H		54\$/74\$		54LS/74LS		
		TEST CONDITIONS	Min	Max	Min	Max	Min	Max	Min	Max	UNIT
tw(H)	Clock pulse width (HIGH)	Waveform 4			12						ns
t _W (L)	Clock pulse width (LOW)	Waveform 4			28						ns
tw(L)	Set pulse width (LOW)	Waveform 5			16						ns
ts	Setup time J or K to Clock	Waveform 4			(c)						ns
th	Hold time J or K to Clock	Waveform 4			0						ns

NOTE

c. The J and K inputs must be stable while the Clock is HIGH for conventional operation.