

Amulet Technologies

GUI Engines for Embedded Systems

Easy GUI[®] Browser Chip

AGB64LV01-QC

- Dedicated GUI Chip Manages the GUI, interacts with the user, and controls the LCD— Frees up your Micro!
- HTML-Based GUI Creation— create and edit quickly using drag-and-drop HTML tools
- Compiler Included— Converts from HTML, JPEG, and GIF into small, quickly-executable Amulet µHTML[™] pages
- Processor Independent— Easily interfaces to most microcontrollers (8/16/32-bit and DSPs)
- Replaces Traditional GUI Library— No library porting, complex GUI programming, or RTOS required
- RS232 Interface— Up-to 115.2 Kbps

Amulet's Easy GUI Browser Chip is a special purpose microcontroller that is optimized to execute Amulet's GUI kernel and component based GUI firmware. The chip is a combination LCD controller chip and a user interface chip. This chip eliminates the need for complex code to draw each pixel on an LCD. The chip renders GUI pages containing graphic images, Amulet Widgets, and other UI objects directly to the LCD. This lets your embedded micro do its job more efficiently. Thus, the main application can run on a smaller processor with less RAM and ROM, and code development and maintenance time is significantly reduced.

The AGB64LV01-QC is an 80-pin FQFP ASIC with the following built in peripherals:

- LCD Controller
- Microprocessor
- UART
- Timer
- SPI Master

The Easy GUI Browser chip has 13 dedicated output lines for LCD control of various size sub-VGA displays. The chip is able to drive different size displays because the bias voltage, which determines the LCD driving voltage, is supplied from an external source.

- Supply voltage: 3.3V ±10%
- Applicable LCD duty: up to 1/256 (adjustable in single increments)



Pin		Pin	
No.	Name	No.	Name
1	ICLK	2	GND
3	XTAL	4	/RESET
5	/IRQ2	6	PIXEL_D/
1	PIXEL_D6	8	
9	PIXEL_D5	10	PIXEL_D4
12	PIAEL_D3	12	PIAEL_DZ
15	PIXEL_DI	14	
17	LINE PULSE	18	FRAME CLK
19	PIXEL CLK	20	GND
21	FRAME OUT	22	ADDR7
23	ADDR6	24	ADDR5
25	ADDR4	26	VCC
27	/WE	28	DATA3
29	DATA2	30	DATA1
31	DATA0	32	GND
33	SYNC	34	ADDR3
35	ADDR2	36	ADDR1
37	ADDR0	38	GND
39	ADDR16	40	ADDR15
41		42	ADDR 13
43		44	
43	DATA5	40	DATA4
49	ADDR12	50	GND
51	ADDR11	52	ADDR10
53	ADDR9	54	ADDR8
55	TXD	56	GND
57	RXD	58	/POC0
59	POC1	60	POC2
61	POC3	62	VCC
63	/POC4	64	/IRQ1
65	POC6	66	POC7
67	SCLK	68 70	GND
09 71		70	IVIIOU /991
73	/000	74	GND
75	/553	74	/\$\$4
77	/SS5	78	/SS6
79	/SS7	80	VCC
-			

Pin Description I = Input O = Output I/O = Input and Output P = Power Supply

Pin Name	Туре	Pin Number	Description
DATA7-DATA0	I/O	45-48, 11-13, 31	System Data Bus
ADDR16-ADDR0	0	40-42, 49, 51-54, 22-25, 34-37, 39	System Address Bus
WE	0	27	Memory Write Enable (1=read 0=write)
OE	0	43	Memory Output Enable (0=read 1=write)
SYNC	0	33	N/C
RESET	I	4	System Reset (active low)
ICLK	I	1	System Clock See Diagram for connections
XTAL	0	3	System Clock
IRQ2	I	5	Interrupt Request (active low)
RXD	I	57	UART Receive Data
TXD	0	55	UART Transmit Data
MISO	I	70	SPI Data In
MOSI	0	69	SPI Data Out
SS0	0	71	SPI Flash Select
SS1-SS6	0	72-73, 75-78	Extra Slave Selects
SS7	0	79	System Ram Test Status
POC0	I	58	System Power-Up Mode
POC3	I	61	Flash Programming Rate*
POC6	I	65	System Ram Test
POC4	I	63	Touch Panel Calibration
POC1-POC2	I	59-60	Crystal Selection*
IRQ1	I	64	Touch Panel Interrupt
POC7	I	66	N/C
SCLK	0	67	SPI Clock
PIXEL_D7- PIXEL_D0	0	6-7, 9-13, 15	LCD Pixel Data. This output bus transfers data to be displayed on the LCD. Users can specify the bus width to be either 1, 2, 4, or 8.
PIXEL_CLK	0	19	Pixel Data Shift Clock (CL2). User can specify whether to clock data in on the rising or falling edge of PIXEL_CLK.
LINE_PULSE	0	17	Pixel Data Latch Signal (CL1). This output goes active for one clock period after all the serial data for the current line has been shifted to the LCD.
FRAME OUT	0	21	Frame Signal (FLM) CD first frame synchronization
FRAME CLK	0	18	LCD Drive Signal (M) LCD crystal polarization clock
ICD PWR	0	16	Display Control Signal I CD power ("H"=On "I "=Off)
VCC	P	8 26 44 62 80	Power Supply Pin
GND	Р	2 14 20 32 38	Grounding Pin
	•	50, 56, 68, 74	

*Frequency Setup Table.

115200 Freq.	B P 1	au OC 2	d Rate Line 3	19200 I Freq.	Ba P 1	ud OC 2	Rate Line 3
10Mhz	1	1	1	10Mhz	0	1	1
12Mhz	0	1	1	12Mhz	0	1	0
16Mhz	1	0	1	16Mhz	1	0	0
20Mhz	0	0	1	20Mhz	0	0	0

DC Characteristics

Absolute Maximum Ratings

ltem	Symbol	Value	Unit
Supply Voltage	VCC	-0.3 to +6.5	V
Input Voltage 3.3V	Vin	3.0 to 3.6	V
Operating Temp.	Topr	-20 to +75	°C
Storage Temp.	Tstg	-60 to +150	°C
Soldering Lead Temp.	Tsol	210	°C
soldering 10 Sec.			

DC Characteristics for 3.3V

Item	Symbol	Min	Тур	Max	Unit
TTL INPUT					
Input "High" Voltage	Vih	2			V
Input "Low" Voltage	Vil			0.8	V
Input Leakage current	IL	-10		10	μA
CMOS INPUT					
Input "High" Voltage	Vih	.7 x VCC			V
Input "Low" Voltage	Vil			0.3VCC	V
Input Leakage current	IL	-10		10	μA
TTL OUTPUT					
Output "High" Voltage	Voh	2.45			V
Output "Low" Voltage	Vol			0.45	V
CMOS OUTPUT					
Output "High" Voltage	Voh	.7 x VCC			V
Output "Low" Voltage	Vol			0.3VCC	V
Operating Frequency Pull-up Resistor (Reset, RxD, POC7, IRQ, MISO, ICLK)	F_CLK	10 70K	16 108K	20 202K	MHz Ohms

Current

VCC = + 3.3V +/-10%, GND = 0, TEMP= -20 TO +75C

ltem	Symbol	Condition	Min	Тур	Max	Unit
Operating Current	lcc	10MHz		10		mA
Operating Current	lcc	10MHz Reset		7		mA
Operating Current	lcc	16MHz		16		mA
Operating Current	lcc	16MHz Reset		10		mA

Detailed Description



Although there is only a single Von-Neuman CPU, the CPU features task specific opcodes, registers and memory segments for three very different types of tasks: graphics rendering, I/ O processing and general purpose computing. This architecture enables the GUI kernel firmware to implement a highly efficient task scheduler. In addition, graphics and I/O tasks are implemented with a minimum of CPU cycles and code space.

The Line Buffer is a parallel loaded shift register with a maximum capacity of 256 bytes. It is responsible for periodically burst fetching a block of pixel data for each raster line from the frame buffer. To minimize the burst period, the Line Buffer was implemented as a dual ported synchronous SRAM block capable of reading a single byte in a single CPU clock cycle.

To minimize external pin and component count, only a single external memory bus is implemented. Because both the CPU and Line Buffer require access to external memory, a memory interface unit is employed to resolve arbitration and to direct flow of data and address signals.

The CPU also features a separate I/O bus linking the following on-chip peripherals to the CPU's I/O task: an LCD Raster Controller, Three Timers, a UART, and an SPI master with 8 slave selects.

The LCD Raster Controller is a unique peripheral. It is responsible for converting the Line Buffer data to signals conforming to standard LCD interfaces. These include horizontal and vertical synchs as well as a serially shifted data stream of pixel data and a shift clock.

LCD Interface Timing Diagrams

The following timing diagrams assume:

DATA WIDTH = 8-bits Max. (Adjustable in Software)

LINE_PULSE = Positive or Negative - Edge Line Pulse (Adjustable in Software)

PIXEL_CLK = Positive or Negative - Edge Pixel Clock (Adjustable in Software)

MAXBYTE = 4 bytes of data per line and with the following data in the line buffer: 20, 21, 22, 23 ...

PIXEL_CLK	
PIXEL_DATA 0 2 1 2 3 2	
LINE_PULSE	
FRAME_OUT	

FRAME_CLK __

Interface Information, by Manufacturer/Model

Signal	Seiko G4 /G8	Optrex DMF50081	Denistron PM0149	NanYa LMBGAX032X	Hantronix DM3224-1	Pixtech FE524M1
PIXEL_CLK	CL2	СР	CL2(SCP)	CP2	СР	DCLK
PIXEL_D0	D3	D3	D0	D3	D3	D4
PIXEL_D1	D2	D2	D1	D2	D2	D3
PIXEL_D2	D1	D1	D2	D1	D1	D2
PIXEL_D3	D0	D0	D3	D0	D0	D1
LINE_PULSE	CL1	LP	CL1(LP)	CP1	LOAD	HSYNC
FRAME_OUT	FLM	FLM	FLM	S	FRAME	YSYNC
FRAME_CLK	М	М	М			
LCD_PWR	DISP OFF	DISP OFF	BLE		DISPOFF	DON

LCD Characteristics		
Select LCD Setti	ngs Below	Column
Cristian Type:	E08004	EASYAS
Distanting Width (Process):	328	Out ready is as view as the Follow the firms induce to find out more
DisplayHeight (* best):	240	12 maile 20 River
ACCOUNT NEWSCIE	0	
Frame Frequency	30	Thing Diagram Example
Presidious Active Econe:	heprixe 💌	PORTER DESCRIPTION DE LA PORTE
Lose Partie Polasty	Poster -	
# Or Dits/Pasel Clients	4 -	
🗖 Alwaya Program Ba	Xings	
Program karw	Canad	

LCD characteristic settings within the compiler let you specify different displays either by manufacturer or by size (up to 1/4 VGA resolution), frame frequency, and pixel clock.

SPI Interface Timing Diagram

(880	
/550	
SCLK	
MOSI	
MISO	

SPI Interface

- Serial Interface Architecture
- Minimum 1M-Bit (264 bytes/page * 512 pages)
- One 264-byte SRAM data buffer
- TTL I/O

Description

Amulet's Easy GUI Browser Chip supports an Atmel flash memory device (Part # AT45DB011B-SC) for data storage of μ HTML pages. The flash memory device must be organized with a minimum of 512 pages of 264 bytes each, plus one SRAM data buffer of 264 bytes. The flash is enabled through a chip select pin (/CS) and accessed via a three-wire serial interface consisting of a serial input (SI), serial output (SO), and a serial clock (SCK).

Device Operation

The flash device is controlled by instructions from the Amulet Easy GUI Browser Chip. The list of instructions which Amulet uses to interface to the flash are as follows:

Main Memory Page Read (52H) Main Memory Page to Buffer Transfer (53H), Buffer Write (84H)

Buffer to Main Memory Page Program (83H)

Status Register (57H).

If you decide to use a flash device other than the recommended Atmel part, the device must support the five instructions above. Please check the Atmel datasheet for more information on the Atmel flash device.

There are two subsystems that access memory: The CPU and the Display Line Buffer. The timing for each subsystem is detailed below.

CPU Memory Access Timing

The CPU performs both Read and Write accesses to memory. In either case, all timing parameters for CPU accesses are relative to the falling edge of CLK. All input signals are sampled at the falling edge of CLK and all output signals transition after some delay relative to the falling edge of CLK. Input Hold times are the amount of time after the falling edge of CLK that a signal must remain stable. Output Hold times are the minimum delay that the signal will remain stable after the falling edge of CLK.



Label	Description	Value	e Units
tad	Address Delay	10	nS
t	Address Hold	5	nS
t _{ds0}	Write Data Delay	10	nS
t _{db0}	Write Data Hold	5	nS
t	Write Enable Delay	8	nS
t _{wh}	Write Enable Hold	3	nS

Label	Description	Value	Units
t _{ad}	Address Delay	10	nS
tah	Address Hold	5	nS
t _{ds1}	Read Data Setup	5	nS
t _{dh1}	Read Data Hold	0	nS

Line Buffer Memory Access Timing

The Line buffer only performs Read accesses to memory. Timing parameters for Line buffer reads are relative to both edges of CLK. All input signals are sampled at the rising edge of CLK and all output signals transition after some delay relative to the falling edge of CLK. Input Hold times are the amount of time after the rising of CLK that a signal must remain stable. Output Hold times are the minimum delay that the signal will remain stable after the falling edge of CLK.



Clock Options







Symbol	MILLINETER			INCH .		
	MIN	NOM	MAT	Mill	NOM	MAX
- A -			3.40	9		0.134
2812	0.25			0.010		
- A2	2.65	8.70	2.87	0.100	0.106	0.113
D.	0.30	10000011	0.45	0.012		0.018
¢.,	0.13		0.23	0.005		0.009
D	22.95	23.20	23.45	0.904	0 9 13	0.923
t t	16.90	17.20	17.15	7.88.0	0.677	0.887
8		0.80	880	i	0.031	
.01	19.90	20.00	20.10	0.763	0.787	0.794
 E1¹ 	13,90	14.00	14.10	0.547	0.551	0.555
L.	0.73	0.88	1.03	0.029	0.035	0.041
115	9000	1.60	REF	21.0100000	0.063	111253-111
19 C		0.10	1.86		0.004	
. 6	11		4.8	0°		90





Amulet Technologies, LLC 275 Saratoga Avenue, Suite 230 Santa Clara, CA 95050 (408) 244-0363

©2001 Amulet Technologies. U.S. and Foreign Patents Pending. Easy GUI and µHTML are Trademarks of Amulet Technologies.