

STK11C48 CMOS nvSRAM High Performance 2K x 8 Nonvolatile Static RAM

FEATURES


- 30, 35 and 45ns Access Times
- 15, 20 and 25ns Output Enable Access
- Unlimited Read and Write to SRAM
- Software STORE Initiation
- Automatic STORE Timing
- 10⁴ or 10⁵ STORE cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic RECALL on Power Up
- Software RECALL Initiation
- Unlimited RECALL cycles from EEPROM
- Single 5V±10% Operation
- Commercial and Industrial Temperatures
- Available in multiple standard packages

DESCRIPTION

The Simtek STK11C48 is a fast static RAM (30, 35, 45ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (STORE), or from the EEPROM to the SRAM (RECALL) are initiated through software sequences. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK11C48 is pin compatible with industry standard SRAMs and is available in a 28-pin 300 mil plastic DIP, 28-pin 600 mil plastic DIP package and 28 pin SOIC packages.

LOGIC BLOCK DIAGRAM



PIN CONFIGURATIONS

	- (-)				
NC E	,	24		Vcc	
NC E		27		₩`	
A7 [24		NÇ	
A.C		21		۸.	
As C		24		۸,	
A4 [53		NC	
A, [22	,	G	
A, [•	21		A 10	,
A, [20	7	Ē	
A, 0	10	10	7	DQ	
DO. [11	18	7	DQ	į
DQ, [17	₽	DQ	8
DQ 2		18	_	DQ.	4
Vas 🖺	14	15	3	DQ	1
		_			
28	- 350 S	OIC	;		
28	- 300 Pi	DIF	•		
28	- 600 PI	OIP	•		

PIN NAMES

A ₀ - A ₁₀	Address Inputs
W	Write Enable
DQ ₀ - DQ ₇	Data in/Out
Ē	Chip Enable
Ğ	Output Enable
V _{cc}	Power (+5V)
V _{SS}	Graund

ABSOLUTE MAXIMUM RATINGS^a

(One output at a time, one second duration)

Voltage on typical input relative to Vss	–0.6V to 7.0V
Voltage on DQ _{0.7} and G	0.5V to (V _{CC} +0.5V)
Temperature under bias	55°C to 125°C
Storage temperature	65°C to 150°C
Power dissipation	
DC output current	

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)$

		COMM	ERCIAL	INDUS	TRIAL	UNITS	NOTES	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	HOTES	
Icc, b	Average V _{CC} Current		80		85	mA	t _{AVAV} = 30ns	
001	5 65		75		80	mA	t _{AVAV} = 35ns	
			65		75	mA	t _{AVAV} = 45ns	
lcc2d	Average V _{CC} Current		50		50	mA	All inputs at	
502	during STORE cycle						$V_{IN} \le 0.2V \text{ or } \ge (V_{CC} - 0.2V)$	
lsB1°	Average V _{CC} Current		27		30	mA	t _{AVAV} = 30ns	
001	(Standby, Cycling TTL Input Levels)		23		27	mA	t _{AVAV} = 35ns	
			20		23	mA	t _{AVAV} = 45ns	
				,			E ≥ V _{IH} ; all others cycling	
I _{SB2} ¢	Average V _{CC} Current		1		1	mA	Ē≥ (V _{CC} - 0.2V)	
302	(Standby, Stable CMOS Input Levels)						all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$	
IILK	Input Leakage Current (Any Input)		±1		±1	μA	V _{CC} = max	
,,,,							V _{IN} = V _{SS} to V _{CC}	
lolk	Off State Output Leakage Current		±5		±5	μА	V _{CC} = max	
OLN	· -	-					V _{IN} = V _{SS} to V _{CC}	
VIH	Input Logic "1" Voltage	2.2	V _{CC} +.5	2.2	V _{CC} +.5	V	All Inputs	
VIL	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.8	٧	All Inputs	
VOH	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} = -4mA	
VoL	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA	
TA	Operating Temperature	0	70	-40	85	တ		

Note b: Ico, is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing E ≥ V_{IH} will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: Icc2 is the average current required for the duration of the store cycle (tstore) after the sequence (twc) that initiates the cycle.

AC TEST CONDITIONS

Input Pulse Levels	io 3V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels Output LoadSee Fig	1.5V
Output Load See Fig	ure 1

CAPACITANCE (T_A=25°C, f=1.0MHz)^e

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	Input Capacitance	7	pF	ΔV = 0 to 3V
C _{OUT}	Output Capacitance	7	pF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

STK11C48

READ CYCLES #1 & #2

 $(V_{CC} = 5.0V + 10\%)$

NO.	SYMBO	LS		STK11	C48-30	STK11	C48-35	STK11	C48-45	T
MO.	#1, #2	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	STIMU
1	† _{ELOV}	1 _{ACS}	Chip Enable Access Time		30		35		45	ns
2	t _{AVAVR} 9	t _{RC}	Read Cycle Time	30		35		45	 	ns
3	t _{AVQV} h	TAA	Address Access Time		30		35		45	ns
4	t _{GLOV}	t _{OE}	Output Enable to Data Valid		15		20		25	ns
5	t _{AXOX}	t _{OH}	Output Hold After Address Change	5		5		5		ns
6	† _{ELOX}	†LZ	Chip Enable to Output Active	5		5		5		ns
7	t _{EHQZ} i	t _{HZ}	Chip Disable to Output Inactive		18		20		25	ns
8	t _{GLOX}	tolz	Output Enable to Output Active	0		0		0		ns
9	t _{GHQZ} I	t _{OHZ}	Output Disable to Output Inactive		18		20		25	ns
10	[†] E⊔CCH [●]	t _{PA}	Chip Enable to Power Active	0		-		0		ns
11	tEHICCLC,€	tps	Chip Disable to Power Standby		25		25		25	ns
11A	t _{whov}	twa	Write Recovery Time	· · · · · · · · · · · · · · · · · · ·	35		45		55	ns

Note c: Bringing \overline{E} high will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.


Note e: Parameter guaranteed but not tested.

Note g: For READ CYCLE #1 and #2, W must be high for entire cycle.


Note h: Device is continuously selected with \vec{E} low and \vec{G} low.

Note i: Measured ± 200mV from steady state output voltage.

READ CYCLE #1 g,h



READ CYCLE #2 9



3-3

WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$


	SYMBOLS				STK11	C48-30	STK11	C48-35	STK11	C48-45	UNITS
NO.	#1	1 #2 Ait.		PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	tavavw	† _{AVAVW}	twc	Write Cycle Time	45		45		45		ns
13	tw.wH	twee.	twe	Write Pulse Width	35		35		35		ns
14	telwh	teLEH	tcw	Chip Enable to End of Write	35		35		35		ns
15	tovwn	toven	t _{DW}	Data Set-up to End of Write	30		30		30		ns
16	twhox	tEHDX	t _{DH}	Data Hold After End of Write	0		0		0		ns
17	tavwh	tAVEH	taw	Address Set-up to End of Write	35		35		35		ns
18	tavwl	tavel	t _{AS}	Address Set-up to Start of Write	0		0		0		ns
19	twhax	†EHAX	t _{WR}	Address Hold After End of Write	0		0		0		ns
20	tw.coz ^{i,m}		twz	Write Enable to Output Disable		35		35		35	ns
21	tweex	-	tow	Output Active After End of Write	5		5		5		ns

Note I: Measured ±200mV from steady state output voltage.

Note k: \vec{E} or \vec{W} must be high during address transitions.


Note m: If W is low when E goes low, the outputs remain in the high impedance state.

WRITE CYCLE #1: W CONTROLLEDK



WRITE CYCLE #2: E CONTROLLED k

DATA OUT



3-4

STK11C48

NONVOLATILE MEMORY OPERATION


MODE SELECTION

Ē	W	A ₁₀ - A ₀ (hex)	MODE	l/O	POWER	NOTES
Н	х	X	Not Selected	Output High Z	Standby	
<u> </u>	Н	X	Read SRAM	Output Data	Active	0
L	L	X	Write SRAM	Input Data	Active	
L	н	000	Read SRAM	Output Data	Active	n,o
		555	Read SRAM	Output Data		n,o
		2AA	Read SRAM	Output Data		n,o
		7FF	Read SRAM	Output Data		n,o
		0F0	Read SRAM	Output Data		n,o
	<u>. </u>	70F	Nonvolatile STORE	Output High Z	l _{cc} ,	n
L	Н	000	Read SRAM	Output Data	Active	n,o
	ĺ	555	Read SRAM	Output Data		n,o
		2AA	Read SRAM	Output Data		n,o
		7FF	Read SRAM	Output Data		n,o
		0F0	Read SRAM	Output Data		n,o
		70E	Nonvolatile RECALL	Output High Z		n

Note n: The six consecutive addresses must be in order listed - (000, 555, 2AA, 7FF, 0F0, 70F) for a STORE cycle or (000, 555, 2AA, 7FF, 0F0, 70E) for a RECALL cycle. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

Note o: VO state assumes that G is low. Initiation and operation of nonvolatile cycles does not depend on the state of G.

STORE CYCLE INHIBIT and AUTOMATIC POWER-UP RECALL



STK11C48.

STORE/RECALL CYCLE

 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBOLS			STK11	STK11C48-30		C48-35	STK11C48-45		UNITS
NO.	10. #1	Ait	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
22	tavavn	1 _{RC}	STORE/RECALL Initiation Cycle Time	30		35		45		ns
23	t _{ELOZ} P		Chip Enable to Output Inactive		75		75		75	ns
24	tELOXS	t _{STORE} 9	STORE Cycle Time		10		10		10	ms
25	t _{ELOXR}	†RECALL	RECALL Cycle Time		20		20		20	μs
26	taveLN ⁶	tAE	Address Set-up to Chip Enable	0		0		0		ns
27	t _{ELEHN} s,t	t _{EP}	Chip Enable Pulse Width	20		25		35		ns
28	t _{EHAXN} s	t _{EA}	Chip Disable to Address Change	0		0		0	L	ns

Note p: Once the software STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.

Note q: Note that STORE cycles (but not RECALLs) are aborted by Vcc < 3.8V (STORE Inhibit).

Note r: A RECALL cycle is initiated automatically at power up when V_{CC} exceeds 3.8V. t_{RECALL} is measured from the point at which V_{CC} exceeds 4.5V.

Note s: Noise on the E pin may trigger multiple read cycles from the same address and abort the address sequence.

Note t: If the Chip Enable Pulse Width is less than telloy (see READ CYCLE #2) but greater than or equal to tellen, then the data may not be valid at the end of


the low pulse, however the STORE or RECALL will still be initiated.

Note u: \overline{W} must be HIGH when \overline{E} is Low during the address sequence in order to initiate a nonvolatile cycle. \overline{G} may be either HIGH or Low throughout.

Addresses #1 through #6 are found in the MODE SELECTION table. Address #6 determines whether the STK11C48 performs a STORE or RECALL..

Note v: E must be used to clock in the address sequence for the Software STORE and RECALL cycles.

STORE/RECALL CYCLE u,v



DEVICE OPERATION

The STK11C48 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile operation, data is transferred from SRAM to EEPROMor from EEPROM SRAM. In this mode SRAM functions are disabled.

SRAM READ

The STK11C48 performs a READ cycle whenever \overline{E} and \overline{G} are LOW while \overline{W} is HIGH. The address specified on pins A_{0-10} determines which of the 2048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ CYCLE #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought HIGH or \overline{W} is brought LOW.

SRAM WRITE

A write cycle is performed whenever \overline{E} and \overline{W} are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or W go HIGH at the end of the cycle. The data on pins DQ₀₋₇ will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left LOW, internal circuitry will turn off the output buffers t_{WIOZ} after W goes LOW.

NONVOLATILE STORE

The STK11C48 STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the STK11C48 implements nonvolatile operation while remaining pinfor-pin compatible with standard 2Kx8 SRAMs. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile elements. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence or the sequence will be aborted and no STORE or RECALL will

take place.

To enable the STORE cycle the following READ sequence must be performed:

1.	Read address	000 (hex)	Valid READ
2.	Read address	555 (hex)	Valid READ
3.	Read address	2AA (hex)	Valid READ
4.	Read address	7FF (hex)	Valid READ
5.	Read address	0F0 (hex)	Valid READ
6.	Read address	70F (hex)	Initiate STORE Cycle

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \overline{G} be LOW for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

HARDWARE PROTECT

The STK11C48 offers hardware protection against inadvertent STORE cycles through $V_{\rm CC}$ Sense. A STORE cycle will not be initiated, and one in progress will discontinue, if $V_{\rm CC}$ goes below 3.8V. 3.8V is a typical, characterized value,

NONVOLATILE RECALL

1. Read address 000 (hex)

A RECALL cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the STORE initiation. To initiate the RECALL cycle the following sequence of READ operation must be performed:

2.	Read address	555 (hex)	Valid READ
3.	Read address	2AA (hex)	Valid READ
4.	Read address	7FF (hex)	Valid READ
5.	Read address	0F0 (hex)	Valid READ
6.	Read address	70F (hay)	Initiate BECALL Cycle

Valid READ

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

On power-up, once $V_{\rm CC}$ exceeds the $V_{\rm CC}$ sense voltage of 3.8V, a *RECALL* cycle is automatically initiated. The voltage on the $V_{\rm CC}$ pin must not drop below 3.8V once it has risen above it in order for the *RECALL* to operate properly. Due to this automatic *RECALL*, SRAM operation cannot commence until $t_{\it RECALL}$ after $V_{\rm CC}$ exceeds 3.8V. 3.8V is a typical, characterized value.

STK11C48 _

ORDERING INFORMATION

