# MCP Specification

2Gb (128M x16) NAND Flash + 1Gb (64M x16) Mobile DDR SDRAM

# datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2010 Samsung Electronics Co., Ltd. All rights reserved.



# **Revision History**

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>	Editor
1.0	Initial issue 2Gb NAND Flash W-die_ Ver 1.0 - 1Gb Mobile DDR F-die Ver 1.0	Oct. 21, 2010	Final	K.N.Kang



### 1. FEATURES

#### <Common>

- Operating Temperature : -25°C ~ 85°C
- Package: 153ball FBGA Type 8x9x1.0mmt, 0.5mm pitch

#### <NAND Flash>

- Voltage Supply: 1.7V ~ 1.95V
- Organization
- Memory Cell Array:

(256M + 8M) x 8bit for 2Gb

(512M + 16M) x 8bit for 4Gb DDP

- Data Register: (2K + 64) x 8bit
- Automatic Program and Erase
- Page Program: (2K + 64)Byte
- Block Erase: (128K + 4K)Byte
- Page Read Operation
- Page Size: (2K + 64)Byte
- Random Read :  $40 \mu s (\text{Max.})$
- Serial Access : 42ns(Min.)
- Fast Write Cycle Time
- Page Program time: 250µs(Typ.)
- Block Erase Time : 2ms(Typ.)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
- Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
- -Endurance : 100K Program/Erase Cycles with 1bit/512Byte ECC for x8,
- Command Driven Operation
- Unique ID for Copyright Protection

#### <Mobile DDR SDRAM>

- VDD/VDDQ = 1.8V/1.8V
- Double-data-rate architecture; two data transfers per clock cycle.
- · Bidirectional data strobe (DQS).
- · Four banks operation.
- Differential clock inputs (CK and CK).
- · MRS cycle with address key programs.
  - CAS Latency (2, 3)
  - Burst Length (2, 4, 8, 16)
  - Burst Type (Sequential & Interleave)
- EMRS cycle with address key programs.
  - Partial Array Self Refresh (Full, 1/2, 1/4 Array)
  - Output Driver Strength Control (Full, 1/2, 1/4, 1/8, 3/4, 3/8, 5/8, 7/8)
- Internal Temperature Compensated Self Refresh.
- All inputs except data & DM are sampled at the positive going edge of the system clock (CK).
- Data I/O transactions on both edges of data strobe, DM for masking.
- Edge aligned data output, center aligned data input.
- · No DLL; CK to DQS is not synchronized.
- DM for write masking only.
- Auto refresh duty cycle.
  - 7.8us for -25 to 85 °C
- · Clock stop capability.

#### **Operating Frequency**

	DDR400
Speed @CL3 <sup>1)</sup>	200MHz

#### NOTE:

1) CAS Latency

#### **Address configuration**

Organization	Bank	Row	Column	
64Mx16	BA0,BA1	A0 - A13	A0 - A9	

- DM is internally loaded to match DQ and DQS identically.



### 2. GENERAL DESCRIPTION

The K522H1HACF is a Multi Chip Package Memory which combines 2G bit NAND Flash and 1G bit Mobile DDR synchronous Dynamic RAM.

NAND cell provides the most cost-effective solution for the solid state application market. A program operation can be performed in typical 250µs on the (2K+64)Byte page and an erase operation can be performed in typical 2ms on a (128K+4K)Byte block. Data in the data register can be read out at 42ns cycle time per Byte. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the device's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. The device is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility.

In 1Gbit Mobile DDR, Synchronous design make a device controlled precisely with the use of system clock. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


The K522H1HACF is suitable for use in data memory of mobile communication system to reduce not only mount area but also power consumption. This device is available in 153-ball FBGA Type.



# 3. PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Α	DNU	DNU	NC	VSSn	VCCn	VSSQd	VDDQd	VDDQd	VSSQd	VSSd	VDDd	VSSQd	DNU	DNU
В	DNU	VSSn	/REn	CLEn	/WPn	/WEn	NC	NC	NC	DQ12d	NC	NC	VDDQd	DNU
С	VSSd	NC	/WEd	ALEn	/CEn	R/Bn	DQ14d	DQ8d	DQ13d	NC	NC	DQ9d	UDMd	VDDQd
D	VDDd	/CSd	BA0d	Index								NC	NC	VSSQd
E	NC	/RASd	A2d		VCCn	NC	NC	NC	NC	NC		NC	DQ15d	UDQSd
F	/CASd	A12d	A0d		NC					NC		DQ11d	DQ10d	VSSQd
G	CKEd	A9d	BA1d		VSSn					NC		VDDd	VDDQd	CKd
Н	VDDd	A11d	A7d		IO8n					IO15n		VSSd	VDDQd	/CKd
J	A4d	VSSd	A5d		IO9n					IO14n		LDQSd	NC	VSSQd
К	A6d	A10d	A3d		IO10n	IO11n	VCCn	VSSn	IO12n	IO13n		DQ2d	LDMd	DQ4d
L	A13d	A8d	A1d									DQ5d	DQ7d	VSSQd
M	VSSd	VDDd	NC	IO5n	IO2n	IO0n	DQ6d	DQ3d	NC	NC	NC	NC	DQ0d	VDDQd
N	DNU	VCCn	NC	IO6n	IO3n	VSSQd	NC	DQ1d	NC	NC	NC	NC	VDDQd	DNU
Р	DNU	DNU	VSSn	IO7n	IO4n	IO1n	VDDQd	VDDQd	VSSQd	VSSd	VDDd	VSSQd	DNU	DNU

153 FBGA: Top View (Ball Down)





# MCP Memory

# 4. PIN DESCRIPTION


Pin Name	Pin Function(NAND Flash)
IO0n ~ IO15n	Data Input/Output
R/Bn	Ready/Busy Output
/REn	Read Enable
/WEn	Write Enable
ALEn	Address Latch Enable
/WPn	Write Protection
/CEn	Chip Enable
CLEn	Command Latch Enable
VCCn	Power Supply
VSSn	Ground

Pin Name	Pin Function
DNU	Do Not Use
NC	No Connected

Pin Name	Pin Function(Mobile DDR)
CKd, /CKd	System Clock & Differential Clock
CKEd	Clock Enable
/CSd	Chip Select
/RASd	Row Address Strobe
/CASd	Column Address Strobe
/WEd	Write Enable
A0d ~ A13d	Address Input
BA0d ~ BA1d	Bank Select Address
LDMd,UDMd	Lower / Upper Input Data Mask
LDQSd , UDQSd	Lower / Upper Data Strobe
DQ0d ~ DQ15d	Data Input/Output
VDDd	Power Supply
VDDQd	Data Out Power
VSSd	Ground
VSSQd	DQ Ground





### 5. ORDERING INFORMATION






# 6. FUNCTIONAL BLOCK DIAGRAM







### 7. PACKAGE DIMENSION





# 2Gb (128M x16) NAND Flash W-die



1/0 0

•

• 1/0 7

Output

Driver

# datasheet

Figure 1. Functional Block Diagram(x8) Vcc Vss 2,048M + 64M Bit for 2Gb 4,096M + 128M Bit for 4Gb DDP X-Buffers A12 - A29 **NAND Flash** Latches **ARRAY** & Decoders Y-Buffers A0 - A11 Latches & Decoders Data Register & S/A Y-Gating Command Command Register I/O Buffers & Latches Vcc Vss CE RE WE **Control Logic** 


Figure 2. Array Organization(x8)

**Global Buffers** 

& High Voltage

Generator

CLE ALE WP



[Table 1] Array address: (x8)

I/O	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	1/0 7	Address
1st Cycle	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A <sub>7</sub>	Column Address
2nd Cycle	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	*L	*L	*L	*L	Column Address
3rd Cycle	A <sub>12</sub>	A <sub>13</sub>	A <sub>14</sub>	A <sub>15</sub>	A <sub>16</sub>	A <sub>17</sub>	A <sub>18</sub>	A <sub>19</sub>	Row Address
4th Cycle	A <sub>20</sub>	A <sub>21</sub>	A <sub>22</sub>	A <sub>23</sub>	A <sub>24</sub>	A <sub>25</sub>	A <sub>26</sub>	A <sub>27</sub>	Row Address
5th Cycle	A <sub>28</sub>	*A <sub>29</sub>	*L	*L	*L	*L	*L	*L	Row Address

#### NOTE:

Column Address: Starting Address of the Register.

- \* L must be set to "Low".
- \* The device ignores any additional input of address cycles than required.
- \* A29 is Row address for 4G DDP.


In case of 2G Mono, A29 must be set to "Low"



# datasheet

Figure 3. unctional Block Diagram(x16) Vcc Vss → 2,048M + 64M Bit for 2Gb 4,096M + 128M Bit for 4Gb DDP X-Buffers A11 - A28\* **NAND Flash** Latches **ARRAY** & Decoders Y-Buffers A0 - A10 Latches & Decoders Data Register & S/A Y-Gating Command Command Register I/O Buffers & Latches Vcc Vss **Control Logic** & High Voltage 1/0 0 Output Generator **Global Buffers** Driver I/0 15 CLE ALE WP

Figure 4. Figure 2-2. Array Organization(x16)



[Table 2] Array address : (x16)

I/O	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	I/O 8~I/O 15	Address
1st Cycle	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A5	A <sub>6</sub>	A <sub>7</sub>	*L	Column Address
2nd Cycle	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	*L	*L	*L	*L	*L	*L	Column Address
3rd Cycle	A <sub>11</sub>	A <sub>12</sub>	A <sub>13</sub>	A <sub>14</sub>	A <sub>15</sub>	A16	A <sub>17</sub>	A <sub>18</sub>	*L	Row Address
4th Cycle	A <sub>19</sub>	A <sub>20</sub>	A <sub>21</sub>	A <sub>22</sub>	A <sub>23</sub>	A24	A <sub>25</sub>	A <sub>26</sub>	*L	Row Address
5th Cycle	A <sub>27</sub>	*A <sub>28</sub>	*L	*L	*L	*L	*L	*L	*L	Row Address

#### NOTE:

Column Address: Starting Address of the Register.

- \* L must be set to "Low".
- \* The device ignores any additional input of address cycles than required.
- \* A28 is Row address for 4G DDP.

In case of 2G Mono, A28 must be set to "Low"



### 1.0 Product Introduction

NAND Flash Memory has addresses multiplexed into 8 I/Os(x16 device case: lower 8 I/Os). This scheme dramatically reduces pin counts and allows system upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing  $\overline{\text{WE}}$  to low while  $\overline{\text{CE}}$  is low. Those are latched on the rising edge of  $\overline{\text{WE}}$ . Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset Command, Status Read Command, etc require just one cycle bus. Some other commands, like page read and block erase and page program, require two cycles: one cycle for setup and the other cycle for execution. Page Read and Page Program need the same five address cycles following the required command input. In Block Erase operation, however, only the three row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 3 defines the specific commands of the device.

In addition to the enhanced architecture and interface, the device incorporates copy-back program feature from one page to another page without need for transporting the data to and from the external buffer memory. Since the time-consuming serial access and data-input cycles are removed, system performance for solid-state disk application is significantly increased.

#### [Table 3] Command Sets

Function	1st Cycle	2nd Cycle	Acceptable Command during Busy
Read	00h	30h	
Read ID	90h	-	
Read for Copy Back	00h	35h	
Reset	FFh	-	0
Page Program	80h	10h	
Copy-Back Program	85h	10h	
Block Erase	60h	D0h	
Random Data Input 1)	85h	-	
Random Data Output 1)	05h	E0h	
Read Status	70h	-	0

#### NOTE:

#### Caution :

Any undefined command inputs are prohibited except for above command set of Table 3.



<sup>1)</sup> Random Data Input/Output can be executed in a page.

# datasheet

#### 1.1 ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
	V <sub>CC</sub>	-0.6 to + 2.45	
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub>	-0.6 to + 2.45	V
	V <sub>I/O</sub>	-0.6 to Vcc + 0.3 (< 2.45V)	
Temperature Under Bias	T <sub>BIAS</sub>	-30 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C
Short Circuit Current	I <sub>OS</sub>	5	mA

#### NOTE:

- Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.
   Maximum DC voltage on input/output pins is VCC+0.3V which, during transitions, may overshoot to VCC+2.0V for periods <20ns.</li>
   Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### 1.2 RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, Ta=-25 to 85°C)

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	V <sub>CC</sub>	1.7	1.8	1.95	V
Supply Voltage	V <sub>SS</sub>	0	0	0	V

### 1.3 DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Operating Page Read with Serial Access		I <sub>CC1</sub>	t <sub>RC</sub> =42ns CE=V <sub>IL</sub> , I <sub>OUT</sub> =0mA	-	45	0.5		
Current	Program	I <sub>CC2</sub>	-	-	15	25		
	Erase	I <sub>CC3</sub>	-	-			mA	
Ctand by Curra	ot/TTL)	1	2Gb, CE=V <sub>IH</sub> , WP=0V/V <sub>CC</sub>	-	-	1		
Stand-by Curre	П((ТТС)	I <sub>SB1</sub>	4Gb DDP,CE=V <sub>IH</sub> , WP=0V/V <sub>CC</sub>	-	-	2		
Stand-by Current(CMOS)			2Gb,CE=V <sub>CC</sub> -0.2, WP=0V/V <sub>CC</sub>	-	10	50		
		I <sub>SB2</sub>	4Gb DDP,CE=V <sub>CC</sub> -0.2, WP=0V/V <sub>CC</sub>	-	20	100	•	
Input Leakage Current		I <sub>LI</sub>	V <sub>IN</sub> =0 to V <sub>cc</sub> (max)	-	-	±10	μΑ	
Output Leakage Current		I <sub>LO</sub>	V <sub>OUT</sub> =0 to V <sub>cc</sub> (max)	-	-	±10		
Input High Volta	ige	V <sub>IH</sub> 1)	-	0.8xV <sub>CC</sub>	-	V <sub>CC</sub> +0.3		
Input Low Voltage, All inputs		V <sub>IL</sub> 1)	-	-0.3	-	0.2xVcc	V	
Output High Voltage Level		V <sub>OH</sub>	I <sub>OH</sub> =-100μA	V <sub>CC</sub> -0.1	-	-		
Output Low Voltage Level		V <sub>OL</sub>	I <sub>OL</sub> =100uA	-	-	0.1		
Output Low Current(R/B)		I <sub>OL</sub> (R/B)	V <sub>OL</sub> =0.1V	3	4	-	mA	

#### NOTE:

- 1) VIL can undershoot to -0.4V and VIH can overshoot to VCC +0.4V for durations of 20 ns or less.
- 2) Typical value is measured at Vcc=1.8V, TA=25°C. Not 100% tested.



### 1.4 VALID BLOCK

Parameter	Symbol	Min	Тур.	Max	Unit
2Gb	$N_{VB}$	2,008	-	2,048	Blocks
4Gb DDP	$N_{VB}$	4,016	-	4,096	Blocks

datasheet

#### NOTE:

- 1) The device may include initial invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for appropriate management of invalid blocks.
- 2) The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with x8: 1bit/ 512Byte, x16: 1bit/256Word ECC.
- 3) Each mono chip in th device has maximum 40 invalid blocks.

### 1.5 AC TEST CONDITION

(TA=-25 to 85°C, Vcc=1.7V~1.95V unless otherwise noted)

Parameter	Value
Input Pulse Levels	0V to V <sub>CC</sub>
Input Rise and Fall Times	5ns
Input and Output Timing Levels	Vcc/2
Output Load	1 TTL GATE and CL=30pF

### 1.6 CAPACITANCE(TA=25°C, VCC=1.8V, f=1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance (Mono)	C <sub>I/O</sub>	V <sub>IL</sub> =0V	-	10	pF
Input Capacitance (Mono)	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	10	pF
Input/Output Capacitance (DDP)	C <sub>I/O</sub>	V <sub>IL</sub> =0V	-	20	pF
Input Capacitance (DDP)	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	20	pF

#### NOTE:

Capacitance is periodically sampled and not 100% tested.

### 1.7 MODE SELECTION

CLE	ALE	CE	WE	RE	WP	Mode		
Н	L	L		Н	Х	Read Mode	Command Input	
L	Н	L		Н	Х	- Iteau Mode	Address Input(5clock)	
Н	L	L	F	Н	Н	Write Mode	Command Input	
L	Н	L		Н	Н	- Write Wode	Address Input(5clock)	
L	L	L		Н	Н	Data Input		
L	L	L	Н	7	Х	Data Output		
Х	Х	Х	Х	Н	Х	During Read(I	Busy)	
Х	Х	Х	Х	Х	Н	During Progra	ım(Busy)	
Х	Х	Х	X	Х	Н	During Erase(Busy)		
Х	X <sup>(1)</sup>	Х	Х	Х	L	Write Protect	Write Protect	
Х	Х	Н	Х	Х	0V/V <sub>CC</sub> 2)	Stand-by		



X can be VIL or VIH.
 WP should be biased to CMOS high or CMOS low for standby.

# 1.8 Read / Program / Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Read Time (Data Transfer from Cell to Register)	tr	-	-	40	μs
Program Time	tprog	-	250	750	μs
Number of Partial Program Cycles in the Same Page	Nop	-	-	4	cycles
Block Erase Time	tbers	-	2	10	ms

#### NOTE:

# 1.9 AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Max	Unit
CLE Setup Time	t <sub>CLS</sub> 1)	21	-	ns
CLE Hold Time	t <sub>CLH</sub>	5	-	ns
CE Setup Time	t <sub>CS</sub> 1)	21	-	ns
CE Hold Time	t <sub>CH</sub>	5	-	ns
WE Pulse Width	t <sub>WP</sub>	21	-	ns
ALE Setup Time	t <sub>ALS</sub> 1)	21	-	ns
ALE Hold Time	t <sub>ALH</sub>	5	-	ns
Data Setup Time	t <sub>DS</sub> 1)	20	-	ns
Data Hold Time	tDH	5	-	ns
Write Cycle Time	t <sub>WC</sub>	40	-	ns
WE High Hold Time	t <sub>WH</sub>	10	-	ns
Address to Data Loading Time	t <sub>ADL</sub> <sup>2)</sup>	100	-	ns



<sup>1)</sup> Typical program time is defined as the time within which more than 50% of the whole pages are programmed at 1.8V Vcc and 25°C temperature.

The transition of the corresponding control pins must occur only once while WE is held low
 tADL is the time from the WE rising edge of final address cycle to the WE rising edge of first data cycle

# 1.10 AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
ALE to RE Delay	t <sub>AR</sub>	10	-	ns
CLE to RE Delay	t <sub>CLR</sub>	10	-	ns
Ready to RE Low	t <sub>RR</sub>	20	-	ns
RE Pulse Width	t <sub>RP</sub>	21	-	ns
WE High to Busy	t <sub>WB</sub>	-	100	ns
WP Low to WE Low (disable mode)	t <sub>ww</sub>	100		ns
WP High to WE Low (enable mode)	- ww	100	-	115
Read Cycle Time	t <sub>RC</sub>	42	-	ns
RE Access Time	t <sub>REA</sub>	-	30	ns
CE Access Time	t <sub>CEA</sub>	-	35	ns
RE High to Output Hi-Z	t <sub>RHZ</sub>	-	100	ns
CE High to Output Hi-Z	t <sub>CHZ</sub>	-	30	ns
CE High to ALE or CLE Don't Care	t <sub>CSD</sub>	0	-	ns
RE High to Output Hold	t <sub>ROH</sub>	15	-	ns
CE High to Output Hold	t <sub>COH</sub>	15	-	ns
RE High Hold Time	t <sub>REH</sub>	10	-	ns
Output Hi-Z to RE Low	t <sub>IR</sub>	0	-	ns
RE High to WE Low	t <sub>RHW</sub>	100	-	ns
WE High to RE Low	t <sub>WHR</sub>	60	-	ns
Device Resetting Time(Read/Program/Erase)	t <sub>RST</sub>	-	5/10/500 <sup>(1)</sup>	μ\$



 $<sup>\</sup>label{eq:NOTE:} \textbf{NOTE:} \\ 1) \ \text{If reset command(FFh) is written at Ready state, the device goes into Busy for maximum } 5 \mu s. \\$ 

# 2.0 NAND Flash Technical Notes2.1 Initial Invalid Block(s)

Initial invalid blocks are defined as blocks that contain one or more initial invalid bits whose reliability is not guaranteed by Samsung. The information regarding the initial invalid block(s) is called the initial invalid block information. Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An initial invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the initial invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with x8:1bit/512Byte, x16:1bit/256Word ECC.

datasheet

# 2.2 Identifying Initial Invalid Block(s)

All device locations are erased(FFh) except locations where the initial invalid block(s) information is written prior to shipping. The initial invalid block(s) status is defined by the 1st byte(1st word) in the spare area. Samsung makes sure that either the 1st or 2nd page of every initial invalid block has non-FFh data at the column address of 2048(x16:1024). Since the initial invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the initial invalid block(s) based on the original initial invalid block information and create the initial invalid block table via the following suggested flow chart(Figure 5). Any intentional erasure of the original initial invalid block information is prohibited.




Figure 5. Flow chart to create initial invalid block table



#### NAND Flash Technical Notes (Continued)

# 2.3 Error in write or read operation

Within its life time, additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. Block replacement should be done upon erase or program error.


Failure Mode		Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase> Block Replacement
vviite	Program Failure	Status Read after Program> Block Replacement
Read	Up to 1 Bit-Failure	Verity ECC -> ECC Correction

Error Correcting Code --> Hamming Code etc.

Example) 1bit correction & 2bit detection

NOTE: A repetitive page read operation on the same block without erase may cause bit errors, which could be accumulated over time and exceed the coverage of ECC. Software scheme such as caching into RAM is recommended.

#### **Program Flow Chart**




\* : If program operation results in an error, map out the block including the page in error and copy the target data to another block.



### K522H1HACF-B050


#### NAND Flash Technical Notes (Continued)

#### **Erase Flow Chart**




\* : If erase operation results in an error, map out the failing block and replace it with another block.

#### **Read Flow Chart**



#### **Block Replacement**



\* Step1

When an error happens in the nth page of the Block 'A' during erase or program operation.

\* Step2

Copy the data in the 1st ~ (n-1)th page to the same location of another free block. (Block 'B')

\* Step3

Then, copy the nth page data of the Block 'A' in the buffer memory to the nth page of the Block 'B'.

\* Step4


Do not erase or program to Block 'A' by creating an 'invalid block' table or other appropriate scheme.




NAND Flash Technical Notes (Continued)

# 2.4 Addressing for program operation

Within a block, the pages must be programmed consecutively from the LSB(least significant bit) page of the block to the MSB(most significant bit) pages of the block. Random page address programming is prohibited. In this case, the definition of LSB page is the LSB among the pages to be programmed. Therefore, LSB doesn't need to be page 0.





# \_\_\_

# 2.5 System Interface Using $\overline{CE}$ don't-care.

For an easier system interface,  $\overline{\text{CE}}$  may be inactive during the data-loading or serial access as shown below. The internal 2,112byte data registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of  $\mu$ -seconds, de-activating  $\overline{\text{CE}}$  during the data-loading and serial access would provide significant savings in power consumption.

datasheet

Figure 6. Program Operation with CE don't-care.





Figure 7. Read Operation with CE don't-care.





# datasheet

# MCP Memory


#### NOTE:

I/O Device		DATA	ADDRESS				
Device	I/Ox	Data In/Out	Col. Add1	Col. Add2	Row Add1	Row Add2	Row Add3
2Gb(x8)	I/O 0 ~ I/O 7	~2,112byte	A0~A7	A8~A11	A12~A19	A20~A27	A28
4Gb DDP(x8)	I/O 0 ~ I/O 7	~4,224byte	A0~A7	A8~A11	A12~A19	A20~A27	A28~A29
2Gb(x16)	I/O 0 ~ I/O 15	~1,056Word	A0~A7	A8~A10	A11~A18	A19~A26	A27
4Gb DDP(x16)	I/O 0 ~ I/O 15	~2,112Word	A0~A7	A8~A10	A11~A18	A19~A26	A27~A28




### 3.0 TIMING DIAGRAMS

# 3.1 Command Latch Cycle




# 3.2 Address Latch Cycle






# 3.3 Input Data Latch Cycle



# 3.4 \* Serial Access Cycle after Read(CLE=L, WE=H, ALE=L)



#### NOTE

Transition is measured at  $\pm 200 \text{mV}$  from steady state voltage with load.


This parameter is sampled and not 100% tested.




# MCP Memory

**Rev. 1.0** 

# 3.5 Status Read Cycle




# 3.6 Read Operation






# 3.7 Read Operation (Intercepted by $\overline{\text{CE}}$ )






# 3.8 Random Data Output In a Page





# 3.9 Page Program Operation




#### NOTE:

tADL is the time from the  $\overline{\text{WE}}$  rising edge of final address cycle to the  $\overline{\text{WE}}$  rising edge of first data cycle.




# 3.10 Page Program Operation with Random Data Input






# 3.11 Copy-Back Program Operation with Random Data Input






# 3.12 Block Erase Operation





# MCP Memory

# 3.13 Read ID Operation



Device	Device Code (2nd Cycle)	3rd Cycle	4th Cycle	5th Cycle
2Gb(x8)	AAh	00h	15h	44h
4Gb DDP(x8)	ACh	01h	15h	48h
2Gb(x16)	BAh	00h	55h	44h
4Gb DDP(x16)	BCh	01h	55h	48h

### 3.13.1. ID Definition Table

90 ID: Access command = 90H

O ID : Access communa - c	····	
	Description	
1 <sup>st</sup> Byte	Maker Code	
2 <sup>nd</sup> Byte	Device Code	
3 <sup>rd</sup> Byte	Internal Chip Number	
4 <sup>th</sup> Byte	Page Size, Block Size,Redundant Area Size, Organization	
5 <sup>th</sup> Byte	Plane Number, Plane Size, ECC Level	



# datasheet

#### 3rd ID Data

ITEM	Description	I/O #								
		7	6	5	4	3	2	1	0	
Internal Chip Number	1 2 4 8							0 0 1 1	0 1 0 1	
Cell Type	2 Level Cell 4 Level Cell 8 Level Cell 16 Level Cell					0 0 1 1	0 1 0 1			
Number of Simultaneously Programmed Pages	1 2 4 8			0 0 1 1	0 1 0 1					
Interleave Program Between Multii-Chips	Not supported supported		0 1							
Cache Program	Not supported supported	0 1								

#### 4th ID Data

ITEM	Description	I/O #								
		7	6	5	4	3	2	1	0	
Page Size (without Redundant Area)	1KB 2KB 4KB 8KB							0 0 1 1	0 1 0 1	
Block Size (without Redundant Area)	64KB 128KB 256KB 512KB			0 0 1 1	0 1 0 1					
Redundant Area Size (Byte/512byte)	8 16 Reserved Reserved					0 0 1 1	0 1 0 1			
Organization	X8 X16		0 1							
Reserved		0 or 1								



# MCP Memory

#### 5th ID Data


ITEM	Description	I/O #								
		7	6	5	4	3	2	1	0	
ECC level	1bit ECC/512Byte 2bit ECC/512Byte 4bit ECC/512Byte Reserved							0 0 1 1	0 1 0 1	
Plane Number	1 2 4 8					0 0 1 1	0 1 0 1			
Plane Size (without Redundant Area)	64KB 128KB 256KB 512KB 1Gb 2Gb 4Gb 8Gb		0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0					
Reseved	Reserved	0								



# datasheet

# 4.0 Device Operation 4.1 PAGE READ

Page read is initiated by writing 00h-30h to the command register along with five address cycles. After initial power up, 00h command is latched. Therefore only five address cycles and 30h command initiates that operation after initial power up. The 2,112 bytes(1,056 Words) of data within the selected page are transferred to the data registers in  $40\mu s(tR)$  typically. The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 42ns cycle time by sequentially pulsing RE. The repetitive high to low transitions of the RE clock make the device output the data starting from the selected column address up to the last column address. The device may output random data in a page instead of the consecutive sequential data by writing random data output command. The column address of next data, which is going to be out, may be changed to the address which follows random data output command. Random data output can be operated multiple times regardless of how many times it is done in a page.





### 4.2 PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programming of a byte(a word) or consecutive byte up to 2,112 bytes(1,056 Words), in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 4 times for a single page. The addressing should be done in sequential order in a block. A page program cycle consists of a serial data loading period in which up to 2,112 bytes(1,056 Words) of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the five cycle address inputs and then serial data loading. The bytes(words) other than those to be programmed do not need to be loaded. The device supports random data input in a page. The column address for the next data, which will be entered, may be changed to the address which follows random data input command(85h). Random data input may be operated multiple times regardless of how many times it is done in a page.

The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 9). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 9. Program & Read Status Operation





Figure 10. Random Data Input In a Page






### 4.3 COPY-BACK PROGRAM

Copy-Back program with Read for Copy-Back is configured to quickly and efficiently rewrite data stored in one page without data re-loading when the bit error is not in data stored. Since the time-consuming re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also needs to be copied to the newly assigned free block. Copy-Back operation is a sequential execution of Read for Copy-Back and of copy-back program with the destination page address. A read operation with "35h" command and the address of the source page moves the whole 2,112 bytes(1,056 Words) data into the internal data buffer. A bit error is checked by sequential reading the data output. In the case where there is no bit error, the data do not need to be reloaded. Therefore Copy-Back program operation is initiated by issuing Page-Copy Data-Input command (85h) with destination page address. Actual programming operation begins after Program Confirm command (10h) is issued. Once the program process starts, the Read Status Register command (70h) may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. When the Copy-Back Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 11 & Figure 12). The command register remains in Read Status command mode until another valid command is written to the command register.

During copy-back program, data modification is possible using random data input command (85h) as shown in Figure 12.


Figure 11. Page Copy-Back Program Operation



#### NOTE:

1) Copy-Back Program operation is allowed only within the same memory plane.

Figure 12. Page Copy-Back Program Operation with Random Data Input






### 4.4 BLOCK ERASE

The Erase operation is done on a block basis. Block address loading is accomplished in three cycles initiated by an Erase Setup command(60h). Only Block address is valid while page address is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 13 details the sequence.



### 4.5 READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/I O pins on the falling edge of  $\overline{CE}$  or  $\overline{RE}$ , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when  $R/\overline{B}$  pins are common-wired.  $\overline{RE}$  or  $\overline{CE}$  does not need to be toggled for updated status. Refer to Table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command(00h) should be given before starting read cycles.

I/O	Page Program	Block Erase	Read		Definition
I/O 0	Pass/Fail	Pass/Fail	Not Use	Pass : "0"	Fail : "1"
I/O 1	Not use	Not use	Not use	Don't -cared	
I/O 2	Not use	Not use	Not use	Don't -cared	
I/O 3	Not Use	Not Use	Not use	Don't -cared	
I/O 4	Not Use	Not Use	Not Use	Don't -cared	
I/O 5	Not Use	Not Use	Not Use	Don't -cared	
I/O 6	Ready/Busy	Ready/Busy	Ready/Busy	Busy : "0"	Ready : "1"

Protected: "0"

Write Protect

[Table 4] Status Register Definition for 70h Command

#### NOTE:

I/O 7

Write Protect

### 4.6 Read ID

Write Protect


The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Five read cycles sequentially output the manufacturer code(ECh), and the device code and 3rd, 4th, 5th cycle ID respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 14 shows the operation sequence.



Not Protected: "1"

<sup>1)</sup> I/Os defined 'Not use' are recommended to be masked out when Read Status is being executed

### Figure 14. Read ID Operation




Device	Device Code (2nd Cycle)	3rd Cycle	4th Cycle	5th Cycle
2Gb(x8)	AAh	00h	15h	44h
4Gb DDP(x8)	ACh	01h	15h	48h
2Gb(x16)	BAh	00h	55h	44h
4Gb DDP(x16)	BCh	01h	55h	48h

### 4.7 RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when  $\overline{WP}$  is high. If the device is already in reset state a new reset command will be accepted by the command register. The  $R/\overline{B}$  pin changes to low for tRST after the Reset command is written. Refer to Figure 15 below.

Figure 15. RESET Operation



[Table 5] Device Status

	After Power-up	After Reset
Operation mode Mode	00h Command is latched	Waiting for next command



## 4.8 READY/BUSY

The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied. Because pull-up resistor value is related to tr(R/B) and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(Fig.17). Its value can be determined by the following guidance.





Figure 16. Rp vs tr ,tf & Rp vs ibusy



### Rp value guidance

$$Rp(min, 1.8V part) = \frac{Vcc(Max.) - VoL(Max.)}{IoL + \Sigma IL} = \frac{1.85V}{3mA + \Sigma IL}$$

where IL is the sum of the input currents of all devices tied to the  $R/\overline{B}$  pin. Rp(max) is determined by maximum permissible limit of tr



# 5.0 DATA PROTECTION & POWER UP SEQUENCE

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 1.1V.  $\overline{\text{WP}}$  pin provides hardware protection and is recommended to be kept at V<sub>IL</sub> during power-up and power-down. A recovery time of minimum 100µs is required before internal circuit gets ready for any command sequences as shown in Figure 17. The two step command sequence for program/erase provides additional software protection.




Figure 17. AC Waveforms for Power Transition





# MCP Memory

## 5.1 WP AC TIMING GUIDE

Enabling  $\overline{WP}$  during erase and program busy is prohibited. The erase and program operations are enabled and disabled as follows:

Figure 18. Program Operation








# 1Gb (64M x16) Mobile DDR SDRAM



## 1.0 FUNCTIONAL BLOCK DIAGRAM





**Rev. 1.0** 

## 2.0 FUNCTIONAL DESCRIPTION




Figure 1. State diagram



## 3.0 MODE REGISTER DEFINITION

## 3.1 Mode Register Set (MRS)

The mode register is designed to support the various operating modes of Mobile DDR SDRAM. It includes Cas latency, addressing mode, burst length, test mode and vendor specific options to make Mobile DDR SDRAM useful for variety of applications. The mode register is written by asserting low on CS, RAS, CAS and WE (The Mobile DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The states of address pins A0 ~ A13 and BA0, BA1 in the same cycle as  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  going low are written in the mode register. Two clock cycles are required to complete the write operation in the mode register. Even if the power-up sequence is finished and some read or write operation is executed afterward, the mode register contents can be changed with the same command and two clock cycles. This command must be issued only when all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode uses A3, Cas latency (read latency from column address) uses A4 ~ A6, A7 ~ A13 is used for test mode. BA0 and BA1 must be set to low for proper MRS operation




Figure 2. Mode Register Set

1) RFU (Reserved for future use) should stay "0" during MRS cycle.



[Table 1] Burst address ordering for burst length

Burst Length	Starting Address (A3, A2, A1, A0)	Sequential Mode	Interleave Mode
2	xxx0	0, 1	0, 1
2	xxx1	1, 0	1, 0
	xx00	0, 1, 2, 3	0, 1, 2, 3
4	xx01	1, 2, 3, 0	1, 0, 3, 2
4	xx10	2, 3, 0, 1	2, 3, 0, 1
	xx11	3, 0, 1, 2	3, 2, 1, 0
	x000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	x001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	x010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
0	x011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
8	x100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	x101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	x110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	x111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
	0000	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15
	0001	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0	1, 0, 3, 2, 5, 4, 7, 6, 9, 8, 11,10,13,12,15,14
	0010	2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1	2, 3, 0, 1, 6, 7, 4, 5,10,11, 8, 9, 14,15,12,13
	0011	3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4,11,10, 9, 8, 15,14,13,12
	0100	4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3,12,13,14,15, 8, 9, 10,11
	0101	5, 6, 7,8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2,13,12,15,14, 9, 8,11,10
	0110	6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1,14,15,12,13,10,11, 8, 9
16	0111	7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0, 15,14,13,12,11,10, 9, 8
10	1000	8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6, 7	8, 9,10,11,12,13,14,15, 0, 1, 2, 3, 4, 5, 6, 7
	1001	9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6, 7, 8	9, 8, 11,10,13,12,15,14,1, 0, 3, 2, 5, 4, 7, 6
	1010	10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9	10,11, 8, 9, 14,15,12,13, 2, 3, 0, 1, 6, 7, 4, 5
	1011	11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10	11,10, 9, 8, 15,14,13,12, 3, 2, 1, 0, 7, 6, 5, 4
	1100	12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	12,13,14,15, 8, 9, 10,11, 4, 5, 6, 7, 0, 1, 2, 3
	1101	13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11,12	13,12,15,14, 9, 8,11,10, 5, 4, 7, 6, 1, 0, 3, 2
	1110	14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13	14,15,12,13,10,11, 8, 9, 6, 7, 4, 5, 2, 3, 0, 1
	1111	15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14	15,14,13,12,11,10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0



## 3.2 Extended Mode Register Set (EMRS)

The extended mode register is designed to support for the desired operating modes of DDR SDRAM. The extended mode register is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and high on BA1, low on BA0(The Mobile DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins  $AO \sim A13$  in the same cycle as  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  going low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. Even if the power-up sequence is finished and some read or write operations is executed afterward, the mode register contents can be changed with the same command and two clock cycles. But this command must be issued only when all banks are in the idle state. AO - A2 are used for partial array self refresh and AS - A7 are used for driver strength control. "High" on BA1 and "Low" on BA0 are used for EMRS. All the other address pins except AO,A1,A2,A5,A6,A7, BA1, BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.




Figure 3. Extended Mode Register Set

#### NOTE:

1) RFU (Reserved for future use) should stay "0" during EMRS cycle.



## 3.3 Internal Temperature Compensated Self Refresh (TCSR)

- 1. In order to save power consumption, this Mobile DRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the real device temperature.
- 2. TCSR ranges for IDD6 shown in the table are only examples.
- 3. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.

		Unit		
Temperature Range	Full Array	1/2 Array	1/4 Array	Oilit
85 °C	900	800	700	uA
45 °C	200	150	120	u/A

#### NOTE:

1) IDD6 85°C is guaranteed, IDD6 45°C is typical value.

## 3.4 Partial Array Self Refresh (PASR)

- 1. In order to save power consumption, Mobile DDR SDRAM includes PASR option.
- 2. Mobile DDR SDRAM supports three kinds of PASR in self refresh mode; Full array, 1/2 Array, 1/4 Array.

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

- Full Array

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

- 1/2 Array

BA0=1
BA0=1

- 1/4 Array



Partial Self Refresh Area

Figure 4. EMRS code and TCSR, PASR



## 4.0 ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to VSS	$V_{IN}, V_{OUT}$	- 0.5 ~ 2.7	V
Voltage on VDD supply relative to VSS	VDD	- 0.5 ~ 2.7	V
Voltage on VDDQ supply relative to VSS	VDDQ	- 0.5 ~ 2.7	V
Storage temperature	T <sub>STG</sub>	- 55 ~ + 150	°C
Power dissipation	P <sub>D</sub>	1.0	W
Short circuit current	I <sub>os</sub>	50	mA

#### NOTE:

- 1) Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
- 2) Functional operation should be restricted to recommend operation condition.
  3) Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## 5.0 DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to VSS=0V,  $T_C$  = -25°C to 85°C)

Parameter		Symbol	Min	Max	Unit	Note	
Supply voltage (for device with a nominal VDD of 1.8V)		VDD	1.7	1.95	V	1	
I/O Supply voltage		VDDQ	1.7	1.95	V	1	
Input logic high voltage	Address	V <sub>IH</sub> (DC)	0.8 x VDDQ	VDDQ + 0.3	V	2	
input logic night voltage	Data	VIH(DO)	0.7 x VDDQ	VDDQ + 0.3	V	2	
Input logic low voltage	Address	V <sub>II</sub> (DC)	-0.3	0.2 x VDDQ	V	2	
input logic low voltage	Data	V <sub>IL</sub> (BO)	-0.3	0.3 x VDDQ	V	2	
Output logic high voltage		V <sub>OH</sub> (DC)	0.9 x VDDQ	-	V	I <sub>OH</sub> = - 0.1mA	
Output logic low voltage		V <sub>OL</sub> (DC)	-	0.1 x VDDQ	V	I <sub>OL</sub> = 0.1mA	
Input leakage current		I <sub>1</sub>	-2	2	uA	3	
Output leakage current		I <sub>OZ</sub>	-5	5	uA		

- 1) Under all conditions, VDDQ must be less than or equal to VDD.
  2) These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation.
- 3) Any input  $0V \le VIN \le VDDQ$

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.



## 6.0 DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to VSS = 0V,  $T_C$  = -25 to 85°C)

Parameter	Symbol	Test Condition			DDR400	Unit	Note
Operating Current (One Bank Active)	IDD0	tRC=tRCmin; tCK=tCKmin; CKE is HIGH; $\overline{\text{CS}}$ is HIGH be inputs are SWITCHING; data bus inputs are STABLE	60	mA			
Precharge Standby Current	IDD2P	all banks idle, CKE is LOW; CS is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE			0.5	mA	
in power-down mode	IDD2PS	all banks idle, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ address and control inputs are SWITCHING; data bus in			0.5	Ш	
Precharge Standby Current	IDD2N	all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus in	outs are STABLE		8	mA	
in non power-down mode	IDD2NS	all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ address and control inputs are SWITCHING; data bus in			4	MA	
Active Standby Current	IDD3P	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE			5	A	
in power-down mode	IDD3PS	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE				mA	
Active Standby Current	IDD3N	one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; address and control inputs are SWITCHING; data bus inputs are STABLE			12	A	
in non power-down mode (One Bank Active)	IDD3NS	one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE				mA	
Operating Current	IDD4R	one bank active; BL=4; CL=3; tCK = tCKmin; continuous read bursts; I <sub>OUT</sub> =0 mA address inputs are SWITCHING; 50% data change each burst transfer			70	4	
(Burst Mode) IDD4W		one bank active; BL = 4; tCK = tCKmin; continuous write bursts; address inputs are SWITCHING; 50% data change each burst transfer				mA	
Refresh Current	IDD5	tRC ≥ tRFC; tCK = tCKmin; burst refresh; CKE is HIGH; address and control inputs are SWITCHING; data bus in	outs are STABLE		70	mA	1
			TCSR Ra	ange	Values		
			Full Array	85°C	900	uA uA	
		CKE is LOW; t CK = t CKmin;	Full Allay	45°C	200		
Self Refresh Current		Extended Mode Register set to all 0's; address and control inputs are STABLE; data bus inputs are STABLE	1/2 Array	85°C	800		5
				45°C	150		Ĭ
			1/4 Array	85°C 45°C	700 120		
			n 7 a luy			uΛ	

### NOTE:

1) IDD5 is measured in the below test condition.

Density	128Mb	256Mb	512Mb	1Gb	2Gb	Unit
t <sub>RFC</sub>	80	80	110	140	140	ns

- 2) IDD specifications are tested after the device is properly initialized.
- 3) Input slew rate is 1V/ns.
- 4) Definitions for IDD: LOW is defined as V  $_{\mbox{\footnotesize{IN}}} \leq$  0.1 \* VDDQ;

HIGH is defined as  $V_{IN} \ge 0.9 * VDDQ$ ;

STABLE is defined as inputs stable at a HIGH or LOW level;

SWITCHING is defined as: - address and command: inputs changing between HIGH and LOW once per two clock cycles;

- data bus inputs: DQ changing between HIGH and LOW once per clock cycle; DM and DQS are STABLE.

5) IDD6 85°C is guaranteed, IDD6 45°C is typical value.



## 7.0 AC OPERATING CONDITIONS & TIMMING SPECIFICATION

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, all inputs	V <sub>IH</sub> (AC)	0.8 x VDDQ	VDDQ + 0.3	V	1
Input Low (Logic 0) Voltage, all inputs	V <sub>IL</sub> (AC)	-0.3	0.2 x VDDQ	V	1
Input Crossing Point Voltage, CK and CK inputs	V <sub>IX</sub> (AC)	0.4 x VDDQ	0.6 x VDDQ	V	2

#### NOTE:

- 1) These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. 2) The value of V<sub>IX</sub> is expected to equal 0.5\*VDDQ of the transmitting device and must track variations in the DC level of the same.



## 8.0 AC TIMMING PARAMETERS & SPECIFICATIONS

		DI	DR400			
Parameter		Symbol	Min	Max	Unit	Note
Clock cycle time	CL=3	t <sub>CK</sub>	5		ns	1,2
Row cycle time		t <sub>RC</sub>	55		ns	
Row active time		t <sub>RAS</sub>	40	70,000	ns	
RAS to CAS delay		t <sub>RCD</sub>	15		ns	
Row precharge time		t <sub>RP</sub>	15		ns	
Row active to Row active delay		t <sub>RRD</sub>	10		ns	
Write recovery time		t <sub>WR</sub>	12		ns	
Last data in to Active delay		t <sub>DAL</sub>	-		-	3
Last data in to Read command		t <sub>CDLR</sub>	2		tCK	
Col. address to Col. address delay		t <sub>CCD</sub>	1		tCK	
Clock high level width		t <sub>CH</sub>	0.45	0.55	tCK	
Clock low level width		t <sub>CL</sub>	0.45	0.55	tCK	
DQ Output data access time from CK / CK	CL=3	t <sub>AC</sub>	2	5	ns	4
DQS Output data access time	CL=3	t <sub>DQSCK</sub>	2	5	ns	
Data strobe edge to output data edge	-1	t <sub>DQSQ</sub>		0.4	ns	
Read Preamble	CL=3	t <sub>RPRE</sub>	0.9	1.1	tCK	
Read Postamble	-1	t <sub>RPST</sub>	0.4	0.6	tCK	
CK to valid DQS-in		t <sub>DQSS</sub>	0.75	1.25	tCK	
DQS-in setup time		t <sub>WPRES</sub>	0		ns	5
DQS-in hold time		t <sub>WPREH</sub>	0.25		tCK	
DQS-in high level width		t <sub>DQSH</sub>	0.4	0.6	tCK	
DQS-in low level width		t <sub>DQSL</sub>	0.4	0.6	tCK	
DQS falling edge to CK setup time		t <sub>DSS</sub>	0.2		tCK	
DQS falling edge hold time from CK		t <sub>DSH</sub>	0.2		tCK	
DQS-in cycle time		t <sub>DSC</sub>	0.9	1.1	tCK	
Address and Control	fast slew rate	+	0.9			7
Input setup time	slow slew rate	t <sub>IS</sub>	1.1		ns	8
Address and Control	fast slew rate	- t <sub>IH</sub>	0.9		ns	7
·	nput hold time slow slew rate					8
Address & Control input pulse width	t <sub>IPW</sub>	2.2				
DQ & DM setup time to DQS	fast slew rate	t <sub>DS</sub>	0.48		ns	6,7
·	slow slew rate		0.58			6,8
DQ & DM hold time to DQS	fast slew rate	t <sub>DH</sub>	0.48		ns	6,7
DQ & DM input pulse width	slow slew rate	t <sub>n</sub> ,	0.58 1.2		ns	6,8
DQ & DQS low-impedence time from CK / Cl	7	t <sub>DIPW</sub>				
DQ & DQS low-impedence time from CK / Cl		t <sub>LZ</sub>	1.0	5	ns	
<u> </u>	,r\	t <sub>HZ</sub>	0.4		ns	
DQS write postamble time		t <sub>WPST</sub>	0.4	0.6	tCK	



P	0	DDR	400	l lmi4	Nete
Parameter	Symbol	Min	Max	Unit	Note
DQS write preamble time	t <sub>WPRE</sub>	0.25		tCK	
Refresh interval time	t <sub>REF</sub>		64	ms	
Mode register set cycle time	t <sub>MRD</sub>	2		tCK	
Power down exit time	t <sub>PDEX</sub>	2		tCK	
CKE min. pulse width (high and low pulse width)	t <sub>CKE</sub>	2		tCK	
Auto refresh cycle time	t <sub>RFC</sub>	80		ns	9
Exit self refresh to active command	t <sub>XSR</sub>	120		ns	
Data hold from DQS to earliest DQ edge	t <sub>QH</sub>	t <sub>HP</sub> min - t <sub>QHS</sub>		ns	
Data hold skew factor	t <sub>QHS</sub>		0.5	ns	
Clock half period	t <sub>HP</sub>	t <sub>CL</sub> min or t <sub>CH</sub> min		ns	

#### NOTE:

- 1) t<sub>CK</sub>(max) value is measured at 100ns.
- 2) The only time that the clock Frequency is allowed to be changed is during clock stop, power-down, self-refresh modes.
- 3) In case of below 33MHz ( $t_{CK}$ =30ns) condition, SEC could support  $t_{DAL}$  (=2\*tCK).  $t_{DAL}$  =( $t_{WR}/t_{CK}$ ) + ( $t_{RP}/t_{CK}$ )
- 4) t<sub>AC</sub> (min) value is measured at the high VDD (1.95V) and cold temperature (-25°C). t<sub>AC</sub> (max) value is measured at the low VDD (1.7V) and hot temperature (85°C). t<sub>AC</sub> is measured in the device with half driver strength and under the AC output load condition (Fig.6 in next Page).
- 5) The specific requirement is that DQS be valid (High or Low) on or before this CK edge. The case shown (DQS going from High\_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress, DQS could be High at this time, depending on t<sub>DQSS</sub>.
- 6) I/O Delta Rise/Fall Rate(1/slew-rate) Derating

Data Rise/Fall Rate	ΔtDS	ΔtDH
(ns/V)	(ps)	(ps)
0	0	0
±0.25	+50	+50
±0.5	+100	+100

This derating table is used to increase  $t_{DS}/t_{DH}$  in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate is calculated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 1.0V/ns and slew rate 2 = 0.8V/ns, then the Delta Rise/Fall Rate =-0.25ns/V.

- 7) Input slew rate 1.0 V/ ns.
- 8) Input slew rate 0.5V/ns and < 1.0V/ns.
- 9) Maximum burst refresh cycle: 8



## 9.0 AC OPERATING TEST CONDITIONS (VDD = 1.7V to 1.95V, TC = -25°C to 85°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.8 x VDDQ / 0.2 x VDDQ	V
Input timing measurement reference level	0.5 x VDDQ	V
Input signal minimum slew rate	1.0	V/ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Figure 6	




Figure 5. DC Output Load Circuit




Figure 6. AC Output Load Circuit 1), 2)

### NOTE:

1) The circuit shown above represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics). For the half driver strength with a nominal 10pF load parameters t<sub>AC</sub> and t<sub>QH</sub> are expected to be in the same range. However, these parameters are not subject to production test but are estimated by design / characterization. Use of IBIS or other simulation tools for system design validation is suggested.

#### 2) Based on nominal impedance at 0.5 x VDDQ.

The impedence for Half(1/2) Driver Strength is designed 55ohm. And for other Driver Strength, it is designed proportionally.



# 10.0 INPUT/OUTPUT CAPACITANCE (VDD=1.8, VDDQ=1.8V, TC = 25°C, f=100MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A13, BA0 ~ BA1, CKE, $\overline{\text{CS}}$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ )	CIN1	1.5	3.0	pF
Input capacitance (CK, $\overline{CK}$ )	CIN2	1.5	3.5	pF
Data & DQS input/output capacitance	COUT	2.0	4.5	pF
Input capacitance (DM)	CIN3	2.0	4.5	pF



### 11.0 AC OVERSHOOT/UNDERSHOOT SPECIFICATION FOR ADDRESS & CONTROL PINS

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above VDD	3V-ns
Maximum undershoot area below VSS	3V-ns




Figure 7. AC Overshoot and Undershoot Definition for Address and Control Pins

## 12.0 AC OVERSHOOT/UNDERSHOOT SPECIFICATION FOR CLK, DQ, DQS AND DM PINS

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above VDDQ	3V-ns
Maximum undershoot area below VSSQ	3V-ns




Figure 8. AC Overshoot and Undershoot Definition for CLK, DQ, DQS and DM Pins



## 13.0 COMMAND TRUTH TABLE

C	CKEn-1	CKEn	cs	RAS	CAS	WE	BA0,1	A10/AP	A13~11, A9~A0	Note			
Register	Mode Re	gister Set	Н	Х	L	L	L	L		OP CODE			
	Auto F	Auto Refresh		Н	L	L	L	Н		Х		3	
Refresh	0.11	Entry	Н	L	_	_	_			^		3	
reneon	Self Refresh	Exit	L	Н	L	Н	Н	Н		Х		3	
		EXIT	_		Н	Х	Х	Х		Λ		3	
Bank Ac	tive & Row Ad	dr.	Н	Х	L	L	Н	Н	V	Row A	Address		
Read &	Auto Precha	arge Disable	Н	Х	L	Н	L	Н	V	L	Column	4	
Column Address	Auto Prech	arge Enable	] ''	^	_	''		''	v	Н	Address (A0~A9)	4	
Write &	Auto Precha	arge Disable	Н	Х	L	Н	L	L	V	L	Column	4	
Column Address	Auto Prech	arge Enable		^	L	П	L	_	V	H Addres	(A0~A9)	4, 6	
Doop Power	Entry			L	L	Н	Н	L	Х				
Deep Fower	Deep Power Down Exit		L	Н	Н	Х	Х	Х	^				
В	urst Stop		Н	Х	L	Н	Н	L		Х		7	
Precharge	Bank S	election	Н	ы	Х	L	L	Н	L	V	L	Х	
rrecharge	All B	anks		^	_	_	''		Х	Н	^	5	
		Entry	Н	L	Н	Х	Х	Х					
Active Power	Down	Liiuy	''	_	L	Н	Н	Н		Χ			
		Exit	L	Н	Х	Х	Х	Х					
		Entry	Н	L	Н	Х	Х	Х					
Precharge Pow	er Down	Liiuy	''	_	L	Н	Н	Н		X			
i recharge Fow	Precharge Power Down		L	Н	Н	Х	Х	Х	*				
		Exit		''	L	Н	Н	Н					
	DM	-	Н			Х				Х		8	
No operation	ı (NOP) : Not c	lefined	Н	Х	Н	Х	Х	Х		Х		9	
No operation	(140F). 140LC	iemieu	''	^	L	Н	Н	Н		^		9	

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

#### NOTE:

- 1) OP Code : Operand Code. A0 ~ A13 & BA0 ~ BA1 : Program keys. (@EMRS/MRS) 2) EMRS/ MRS can be issued only at all banks precharge state.
- A new command can be issued 2 clock cycles after EMRS or MRS.
- 3) Auto refresh functions are same as the CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state.

- 4) BA0 ~ BA1 : Bank select addresses.
  5) If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.
  6) During burst write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at t<sub>RP</sub> after the end of burst.
- 7) Burst stop command is valid at every burst length.
- 8) DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).
- 9) This combination is not defined for any function, which means "No Operation(NOP)" in Mobile DDR SDRAM.



## 14.0 FUNCTIONAL TRUTH TABLE

Current State	cs	RAS	CAS	WE	Address	Command	Action
	L	Н	Н	L	Х	Burst Stop	ILLEGAL <sup>2)</sup>
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL <sup>2)</sup>
PRECHARGE	L	L	Н	Н	BA, RA	Active	Bank Active, Latch RA
STANDBY L		L	Н	L	BA, A10	PRE/PREA	ILLEGAL <sup>4)</sup>
	L	L	L	Н	Х	Refresh	AUTO-Refresh 5)
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set 5)
	L	Н	Н	L	X	Burst Stop	NOP
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin Read, Latch CA, Determine Auto-Precharge
ACTIVE	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	Begin Write, Latch CA, Determine Auto-Precharge
STANDBY	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL <sup>2)</sup>
	L	L	Н	L	BA, A10	PRE/PREA	Precharge/Precharge All
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	Terminate Burst
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge <sup>3)</sup>
5545	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL
READ	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL <sup>2)</sup>
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst, Precharge <sup>10)</sup>
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate Burst With DM=High, Latch CA, Begin Read, Determine Auto-Precharge 3)
WRITE	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	Terminate Burst, Latch CA, Begin new Write, Determine Auto-Pre- charge <sup>3)</sup>
	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL 2)
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst With DM=High, Precharge <sup>10)</sup>
	L	L	L	Н	X	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	X	Burst Stop	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	NOTE6
READ with AUTO	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL
PRECHARGE <sup>6)</sup>	L	L	Н	Н	BA, RA	Active	NOTE6
(READA)	L	L	Н	L	BA, A10	PRE/PREA	NOTE6
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	cs	RAS	CAS	WE	Address	Command	Action
	L	Н	Н	L	Х	Burst Stop	ILLEGAL
	L	Н	L	Η	BA, CA, A10	READ/READA	NOTE7
WRITE with AUTO	Н	L	L	BA, CA, A10 WRITE/WRITE		NOTE7	
RECHARGE <sup>7)</sup> (WRITEA)	L	L	Н	Н	BA, RA	Active	NOTE7
(**************************************	L	L	Н	L	BA, A10	PRE/PREA	NOTE7
	L	L	L	Н	X	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	X	Burst Stop	ILLEGAL <sup>2)</sup>
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL <sup>2)</sup>
PRECHARGING	L	L	Н	Н	BA, RA	Active	ILLEGAL <sup>2)</sup>
(DURING t <sub>RP</sub> )	L	L	Н	L	BA, A10	PRE/PREA	NOP <sup>4)</sup> (Idle after t <sub>RP</sub> )
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL <sup>2)</sup>
ROW	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL <sup>2)</sup>
ACTIVATING (FROM ROW	L	L	Н	Н	BA, RA	Active	ILLEGAL <sup>2)</sup>
ACTIVE TO	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL <sup>2)</sup>
t <sub>RCD</sub> )	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	X	Burst Stop	ILLEGAL <sup>2)</sup>
	L	Н	L	Н	BA, CA, A10	READ	ILLEGAL <sup>2)</sup>
WRITE	L	Н	L	L	BA, CA, A10	WRITE	WRITE
RECOVERING (DURING t <sub>WR</sub>	L	L	Н	Н	BA, RA	Active	ILLEGAL <sup>2)</sup>
OR t <sub>CDLR</sub> )	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL <sup>2)</sup>
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	Х	Burst Stop	ILLEGAL
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL
RE- FRESHING	L	L	Н	Н	BA, RA	Active	ILLEGAL
FRESHING	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL
	L	L	L	Н	X	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	L	Н	Н	L	X	Burst Stop	ILLEGAL
MODE	L	Н	L	Χ	BA, CA, A10	READ/WRITE	ILLEGAL
REGISTER	L	L	Н	Н	BA, RA	Active	ILLEGAL
SETTING	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Add	Action
	L	Н	Н	Х	Х	X	Х	Exit Self-Refresh
	L	Н	L	Н	Н	Н	Х	Exit Self-Refresh
SELF-	L	Н	L	Н	Н	L	Х	ILLEGAL
REFRESHING 8)	L	Н	L	Н	L	X	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	X	X	Х	X	Х	NOP (Maintain Self-Refresh)
POWER	L	Н	X	Х	Х	Χ	Х	Exit Power Down (Idle after t <sub>PDEX</sub> )
DOWN	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down)
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table
	Н	L	L	L	L	Н	Х	Enter Self-Refresh
	Н	L	Н	Х	Х	Х	Х	Enter Power Down
ALL DANKS	Н	L	L	Н	Н	Н	Х	Enter Power Down
ALL BANKS IDLE <sup>9)</sup>	Н	L	L	Н	Н	L	Х	Enter Deep Power Down
IDLL /	Н	L	L	Н	Н	L	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	ILLEGAL
	Н	L	L	L	Х	Х	Х	ILLEGAL
	L	Х	Х	Х	Х	Х	Х	Refer to Current State = Power Down

(H=High Level, L=Low level, X=Don't Care)

#### NOTE

- 1) All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.
- 2) ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank. (ILLEGAL = Device operation and/or data integrity are not guaranteed.)
- 3) Must satisfy bus contention, bus turn around and write recovery requirements.
- 4) NOP to bank precharging or in idle sate. May precharge bank indicated by BA.
- 5) ILLEGAL if any bank is not idle.
- 6) Refer to "Read with Auto Precharge Timing Diagram" for detailed information.
- 7) Refer to "Write with Auto Precharge Timing Diagram" for detailed information.
- 8) CKE Low to High transition will re-enable CK, CK and other inputs asynchronously. A minimum setup time must be satisfied before issuing any command other than EXIT.
- 9) Power-Down, Self-Refresh can be entered only from All Bank Idle state.



Mobile DDR SDRAM Device Operation & Timing Diagram



# Device Operations



### 1. PRECHARGE

The precharge command is used to precharge or close a bank that has been activated. The precharge command is issued when  $\overline{CS}$ ,  $\overline{RAS}$  and  $\overline{WE}$  are low and  $\overline{CAS}$  is high at the rising edge of the clock. The precharge command can be used to precharge each bank respectively or all banks simultaneously. The bank select addresses(BA0, BA1) are used to define which bank is precharged when the command is initiated. For write cycle, tWR(min.) must be satisfied until the precharge command can be issued. After tRP from the precharge, an active command to the same bank can be initiated.

[Table 1] Bank selection for precharge by Bank address bits

A10/AP	BA1	BA0	Precharge
0	0	0	Bank A Only
0	0	1	Bank B Only
0	1	0	Bank C Only
0	1	1	Bank D Only
1	X	Х	All Banks

# 2. NO OPERATION(NOP) & DEVICE DESELECT

The device should be deselected by deactivating the  $\overline{\text{CS}}$  signal. In this mode, Mobile DDR SDRAM should ignore all the control inputs. The Mobile DDR SDRAM is put in NOP mode when  $\overline{\text{CS}}$  is activated and  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are deactivated. Both Device Deselect and NOP command can not affect operation already in progress. So even if the device is deselected or NOP command is issued under operation, the operation will be completed.



### 3. ROW ACTIVE

The Bank Activation command is issued by holding  $\overline{CAS}$  and  $\overline{WE}$  high with  $\overline{CS}$  and  $\overline{RAS}$  low at the rising edge of the clock (CK). The Mobile DDR SDRAM has four independent banks, so two Bank Select addresses(BA0, BA1) are required. The Bank Activation command must be applied before any Read or Write operation is executed. The delay from the Bank Activation command to the first read or write command must meet or exceed the minimum of  $\overline{RAS}$  to  $\overline{CAS}$  delay time, tRCD(min). Once a bank has been activated, it must be precharged before another Bank Activation command can be applied to the same bank. The minimum time interval between interleaved Bank Activation commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time, tRRD(min).

Any system or application incorporating random access memory products should be properly designed, tested and qualifided to ensure proper use or access of such memory products. Disproportionate, excessive and/or repeated access to a particular address or addresses may result in reduction of product life.




Figure 1. Bank Activation Command Cycle timing <tRCD=3CLK, tRRD=2CLK>

### 4. READ BANK

This command is used after the row activate command to initiate the burst read of data. The read command is initiated by activating RAS, CS, CAS, and WE at the same clock sampling (rising) edge as described in the command truth table. The length of the burst and the CAS latency time will be determined by the values programmed during the MRS cycle.

## 5. WRITE BANK

This command is used after the row activate command to initiate the burst write of data. The write command is initiated by activating RAS, CS, CAS, and WE at the same clock sampling(rising) edge as described in the command truth table. The length of the burst will be determined by the values programmed during the MRS cycle.



### 6. BURST READ OPERATION

Burst Read operation in Mobile DDR SDRAM is in the same manner as the Mobile SDR SDRAM such that the Burst read command is issued by asserting  $\overline{\text{CS}}$  and  $\overline{\text{CAS}}$  low while holding  $\overline{\text{RAS}}$  and  $\overline{\text{WE}}$  high at the rising edge of the clock(CK) after tRCD from the bank activation. The address inputs determine the starting address for the Burst. The Mode Register sets type of burst (Sequential or interleave) and burst length(2, 4, 8, 16). The first output data is available with a CAS Latency from the READ command, and the consecutive data are presented on the falling and rising edge of Data Strobe (DQS) adopted by Mobile DDR SDRAM until the burst length is completed.




Figure 2. Burst read operation timing

#### NOTE

1) Burst Length=4, CAS Latency= 3.



## 7. BURST WRITE OPERATION

The Burst Write command is issued by having  $\overline{CS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  low while holding  $\overline{RAS}$  high at the rising edge of the clock (CK). The address inputs determine the starting column address. There is no write latency relative to DQS required for burst write cycle. The first data of a burst write cycle must be applied on the DQ pins tDS (Data-in setup time) prior to data strobe edge enabled after tDQSS from the rising edge of the clock (CK) that the write command is issued. The remaining data inputs must be supplied on each subsequent falling and rising edge of Data Strobe until the burst length is completed. When the burst has been finished, any additional data supplied to the DQ pins will be ignored.




Figure 3. Burst write operation timing

### NOTE:

1) Burst Length=4.

2) The specific requirement is that DQS be valid (High or Low) on or before this CK edge.

The case shown (DQS going from High\_Z to logic Low) applies when no writes were previously in progress on the bus.



### 8. READ INTERRUPTED BY A READ

A Burst Read can be interrupted by new Read command of any bank before completion of the burst. When the previous burst is interrupted, the new address with the full burst length override the remaining address. The data from the first Read command continues to appear on the outputs until the CAS latency from the interrupting Read command is satisfied. At this point, the data from the interrupting Read command appears. Read to Read interval is minimum 1 Clock.




Figure 4. Read interrupted by a read timing

NOTE:
1) Burst Length=4, CAS Latency=3

### 9. READ INTERRUPTED BY A WRITE & BURST STOP

To interrupt a burst read with a write command, Burst Stop command must be asserted to avoid data contention on the I/O bus by placing the DQs (Output drivers) in a high impedance state.




Figure 5. Read interrupted by a write and burst stop timing

#### NOTE

1) Burst Length=4, CAS Latency=3.

The following functionality establishes how a Write command may interrupt a burst Read.

- 1. For Write commands interrupting a burst Read, a Burst Terminate command is required to stop the burst read and tri-state the DQ bus prior to valid input write data. Burst stop command must be applied at least 2 clock cycles for CL=2 and at least 3 clock cycles for CL=3 before the Write command.
- 2. It is illegal for a Write command to interrupt a Read with autoprecharge command.



### 10. READ INTERRUPTED BY A PRECHARGE

A Burst Read operation can be interrupted by precharge of the same bank. The minimum 1 clock is required for the read to precharge intervals. The latency from a precharge command to invalid output is equivalent to the CAS latency.




Figure 6. Read interrupted by a precharge timing

#### NOTE:

1) Burst Length=8, CAS Latency=3

When a burst Read command is issued to a Mobile DDR SDRAM, a Precharge command may be issued to the same bank before the Read burst is completed. The following functionality determines when a Precharge command may be given during a Read burst and when a new Bank Activate command may be issued to the same bank.

- 1. For the earliest possible Precharge command without interrupting a burst Read, the Precharge command may be given on the rising clock edge which is CL clock cycles before the end of the Read burst where CL is the CAS Latency. A new Bank Activate command may be issued to the same bank after tRP (Row Precharge time).
- 2. When a Precharge command interrupts a burst Read operation, the Precharge command given on a rising clock edge terminates the burst with the last valid data word presented on DQ pins at CL-1(CL=CAS Latency) clock cycles after the command has been issued. Once the last data word has been output, the output buffers are tri-stated. A new Bank Activate command may be issued to the same bank after tRP.
- 3. For a Read with Autoprecharge command, a new Bank Activate command may be issued to the same bank after tRP from rising clock that comes CL(CL=CAS Latency) clock cycles before the end of the Read burst. During Read with autoprecharge, the initiation of the internal precharge occurs at the same time as the earliest possible external Precharge command would initiate a precharge operation without interrupting the Read burst as described in 1 above.
- 4. For all cases above, tRP is an analog delay that needs to be converted into clock cycles. The number of clock cycles between a Precharge command and a new Bank Activate command to the same bank equals tRP/tCK (where tCK is the clock cycle time) with the result rounded up to the nearest integer number of clock cycles. (Note that rounding to X.5 is not possible since the Precharge and Bank Activate commands can only be given on a rising clock edge).In all cases, a Precharge operation cannot be initiated unless tRAS(min) [minimum Bank Activate to Precharge time] has been satisfied. This includes Read with autoprecharge commands where tRAS(min) must still be satisfied such that a Read with autoprecharge command has the same timing as a Read command followed by the earliest possible Precharge command which does not interrupt the burst.



## 11. WRITE INTERRUPTED BY A WRITE

A Burst Write can be interrupted by a new Write command before completion of the burst, where the interval between the successive Write commands must be at least one clock cycle(tCCD(min)). When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.




Figure 7. Write interrupted by a write timing

NOTE:
1) Burst Length=4.



### 12. WRITE INTERRUPTED BY A PRECHARGE & DM

A burst write operation can be interrupted by a precharge of the same bank before completion of the burst. Random column access is allowed. A write recovery time(tWR) is required from the last data to precharge command. When precharge command is asserted, any residual data from the burst write cycle must be masked by DM.




Figure 8. Write interrupted by a precharge and DM timing

NOTE:
1) Burst Length=8.

Precharge timing for Write operations in Mobile DDR SDRAM requires enough time to allow 'write recovery' which is the time required by a Mobile DDR SDRAM core to properly store a full '0' or '1' level before a Precharge operation. For Mobile DDR SDRAM, a timing parameter, tWR, is used to indicate the required amount of time between the last valid write operation and a Precharge command to the same bank.

The precharge timing for writes is a complex definition since the write data is sampled by the data strobe and the address is sampled by the input clock. Inside the Mobile DDR SDRAM, the data path is eventually synchronized with the address path by switching clock domains from the data strobe clock domain to the input clock domain. This makes the definition of when a precharge operation can be initiated after a write very complex since the write recovery parameter must make reference to only the clock domain that affects internal write operation, i.e., the input clock domain.

tWR starts on the rising clock edge after the last possible DQS edge that strobed in the last valid data and ends on the rising clock edge that strobes in the precharge command.

- 1. For the earliest possible Precharge command following a burst Write without interrupting the burst, the minimum time for write recovery is defined by tWR.
- 2. When a precharge command interrupts a Write burst operation, the data mask pin, DM, is used to mask input data during the time between the last valid write data and the rising clock edge on which the Precharge command is given. During this time, the DQS input is still required to strobe in the state of DM. The minimum time for write recovery is defined by tWR.
- 3. For a Write with autoprecharge command, a new Bank Activate command may be issued to the same bank after tWR+tRP where tWR+tRP starts on the falling DQS edge that strobed in the last valid data and ends on the rising clock edge that strobes in the Bank Activate command. During write with autoprecharge, the initiation of the internal precharge occurs at the same time as the earliest possible external Precharge command without interrupting the Write burst as described in 1 above.
- 4. In all cases, a Precharge operation cannot be initiated unless tRAS(min) [minimum Bank Activate to Precharge time] has been satisfied. This includes Write with autoprecharge commands where tRAS(min) must still be satisfied such that a Write with autoprecharge command has the same timing as a Write command followed by the earliest possible Precharge command which does not interrupt the burst.



#### 13. WRITE INTERRUPTED BY A READ & DM

A burst write can be interrupted by a read command of any bank. The DQ's must be in the high impedance state at least one clock cycle before the interrupting read data appear on the outputs to avoid data contention. When the read command is registered, any residual data from the burst write cycle must be masked by DM. The delay from the last data to read command (tCDLR) is required to avoid the data contention Mobile DDR SDRAM inside. Data that are presented on the DQ pins before the read command is initiated will actually be written to the memory. Read command interrupting write can not be issued at the next clock edge of that of write command.




Figure 9. Write interrupted by a Read and DM timing

#### NOTE: 1) Burst Length=8, CAS Latency=3.

The following function established how a Read command may interrupt a Write burst and which input data is not written into the memory.

- 1. For Read commands interrupting a burst Write, the minimum Write to Read command delay is 2 clock cycles. The case where the Write to Read delay is 1 clock cycle is disallowed.
- 2. For Read commands interrupting a burst Write, the DM pin must be used to mask the input data words which immediately precede the interrupting Read operation and the input data word which immediately follows the interrupting Read operation
- 3. For all cases of a Read interrupting a Write, the DQ and DQS buses must be released by the driving chip (i.e., the memory controller) in time to allow the buses to turn around before the Mobile DDR SDRAM drives them during a read operation.
- 4. If input Write data is masked by the Read command, the DQS input is ignored by the Mobile DDR SDRAM.
- 5. Refer to Burst write operation.



#### 14. BURST STOP

The burst stop command is initiated by having  $\overline{RAS}$  and  $\overline{CAS}$  high with  $\overline{CS}$  and  $\overline{WE}$  low at the rising edge of the clock(CK). The burst stop command has the fewest restrictions making it the easiest method to use when terminating a burst read operation before it has been completed. When the burst stop command is issued during a burst read cycle, the pair of data and DQS(Data Strobe) go to a high impedance state after a delay which is equal to the CAS latency set in the mode register. However, the burst stop command is not supported during a burst write operation.




Figure 10. Burst stop timing

#### NOTE:

1) Burst Length=4, CAS Latency= 3.

The Burst Stop command is a mandatory feature for Mobile DDR SDRAM. The following functionality is required:

- 1. The Burst Stop command may only be issued on the rising edge of the input clock, CK.
- 2. Burst Stop is only a valid command during Read bursts.
- 3. Burst Stop during a Write burst is undefined and shall not be used.
- 4. Burst Stop applies to all burst lengths.
- 5. Burst Stop is an undefined command during Read with autoprecharge and shall not be used.
- 6. When terminating a burst Read command, the BST command must be issued  $L_{BST}$  ("BST Latency") clock cycles before the clock edge at which the output buffers are tristated, where  $L_{BST}$  equals the CAS latency for read operations.
- 7. When the burst terminates, the DQ and DQS pins are tristated.

The Burst Stop command is not byte controllable and applies to all bits in the DQ data word and the(all) DQS pin(s).



## 15. DM MASKING

The Mobile DDR SDRAM has a data mask function that can be used in conjunction with data write cycle, not read cycle. When the data mask is activated(DM high) during write operation, Mobile DDR SDRAM does not accept the corresponding data.(DM to data-mask latency is zero). DM must be issued at the rising or falling edge of data strobe.




Figure 11. DM masking timing

NOTE:
1) Burst Length=8.



#### 16. READ WITH AUTO PRECHARGE

If A10/AP is high when read command is issued, the read with auto-precharge function is performed. If a read with auto-precharge command is issued, the Mobile DDR SDRAM automatically enters the precharge operation BL/2 clock later from a read with auto-precharge command when tRAS(min) is satisfied. If not, the start point of precharge operation will be delayed until tRAS(min) is satisfied. Once the precharge operation has started, the bank cannot be reactivated and the new command can not be asserted until the precharge time(tRP) has been satisfied.




Figure 12. Read with auto precharge timing

#### NOTE:

Burst Length=4, CAS Latency= 3.
 The row active command of the precharge bank can be issued after tRP from this point.

Asserted command		For same Bank		For Different Bank				
	5	6	7	5	6	7		
READ	READ +No AP <sup>1)</sup>	READ+No AP	Illegal	Legal	Legal	Legal		
READ+AP	READ + AP	READ + AP	Illegal	Legal	Legal	Legal		
Active	Illegal	Illegal	Illegal	Legal	Legal	Legal		
Precharge	Legal	Legal	Illegal	Legal	Legal	Legal		

#### NOTE:

1) AP = Auto Precharge.



# 17. WRITE WITH AUTO PRECHARGE

If A10/AP is high when write command is issued, the write with auto-precharge function is performed. Any new command to the same bank should not be issued until the internal precharge is completed. The internal precharge begins after keeping tWR(min).




Figure 13. Write with auto precharge timing

#### NOTE:

1) Burst Length=4.
2) The row active command of the precharge bank can be issued after tRP from this point.

Asserted command	For same Bank						For Different Bank				
	5	6	7	8	9	10	5	6	7	8	9
WRITE	WRITE+ No AP <sup>1)</sup>	WRITE+ No AP	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal	Legal	Legal
WRITE+ AP	WRITE+ AP	WRITE+ AP	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal	Legal	Legal
READ	Illegal	READ+ NO AP+DM <sup>2)</sup>	READ+ NO AP+DM	READ+ NO AP	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal
READ+AP	Illegal	READ + AP+DM	READ + AP+DM	READ + AP	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal
Active	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal	Legal	Legal
Precharge	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal	Legal	Legal

#### NOTE:

1) AP = Auto Precharge.

2) DM: Refer to "27. Write Interrupted by Precharge & DM".



#### 18. AUTO REFRESH & SELF REFRESH

#### 18.1. Auto Refresh

An auto refresh command is issued by having  $\overline{CS}$ ,  $\overline{RAS}$  and  $\overline{CAS}$  held low with CKE and  $\overline{WE}$  high at the rising edge of the clock(CK). All banks must be precharged and idle for tRP(min) before the auto refresh command is applied. Once this cycle has been started, no control of the external address pins are required because of the internal address counter. When the refresh cycle has completed, all banks will be in the idle state. A delay between the auto refresh command and the next activate command or subsequent auto refresh command must be greater than or equal to the tRFC(min).




Figure 14. Auto refresh timing

#### NOTE:

1) tRP=3CLK

2) Device must be in the all banks idle state prior to entering Auto refresh mode.

#### 18.2. Self Refresh

A Self Refresh command is defined by having  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and CKE held low with  $\overline{\text{WE}}$  high at the rising edge of the clock. Once the self Refresh command is initiated, CKE must be held low to keep the device in Self Refresh mode. After 1 clock cycle from the self refresh command, all of the external control signals including system clock(CK,  $\overline{\text{CK}}$ ) can be disabled except CKE. The clock is internally disabled during Self Refresh operation to reduce power. Before returning CKE high to exit the Self Refresh mode, apply stable clock input signal with Deselect or NOP command asserted.




Figure 15. Self refresh timing

#### NOTE:

- 1) Device must be in the all banks idle state prior to entering Self Refresh mode.
- 2) The minimum time that the device must remain in Self Refresh mode is tRFC.



#### 19. POWER DOWN

The device enters power down mode when CKE Low, and it exits when CKE High. Once the power down mode is initiated, all of the receiver circuits except CK and CKE are gated off to reduce power consumption. All banks should be in idle state prior to entering the precharge power down mode and CKE should be set in high for at least tPDEX prior to Row active command. Refresh operations cannot be performed during power down mode, therefore the device cannot remain in power down mode longer than the refresh period(tREF) of the device.




Figure 16. Power down entry and exit timing

#### NOTE:

- Device must be in the all banks idle state prior to entering Power Down mode.
   The minimum power down duration is specified by tCKE.



#### 20. CLOCK STOP

Stopping a clock during idle periods is an effective method of reducing power consumption.

The LPDDR SDRAM supports clock stop under the following conditions:

- the last command (ACTIVE, READ, WRITE, PRECHARGE, AUTO REFRESH or MODE REGISTER SET) has executed to completion, including any data-out during read bursts; the number of clock pulses per access command depends on the device's AC timing parameters and the clock frequency;
- the related timing conditions (tRCD, tWR, tRP, tRFC, tMRD) has been met;
- CKE is held High

When all conditions have been met, the device is either in "idle state" or "row active state" and clock stop mode may be entered with CK held Low and  $\overline{\text{CK}}$  held Hight.

Clock stop mode is exited by restarting the clock. At least one NOP command has to be issued before the next access command any be applied. Additional clock pulses might be required depending on the system characteristics.

Figure shows clock stop mode entry and exit.

- Initially the device is in clock stop mode
- The clock is restarted with the rising edge of T0 and a NOP on the command inputs
- With T1 a valid access command is latched; this command is followed by NOP commands in order to allow for clock stop as soon as this access command is completed.
- Tn is the last clock pulse required by the access command latched with T1
- The clock can be stopped after Tn.




Figure 17. Clock Stop Mode Entry and Exit



# Timing Diagram



# 1. POWER UP SEQUENCE FOR MOBILE DDR SDRAM




Figure 18. Power Up Sequence for Mobile DDR SDRAM

#### NOTE:

- 1) Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.
- Apply VDD before or at the same time as VDDQ.
- 2) Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3) Issue precharge commands for all banks of the devices.
- 4) Issue 2 or more auto-refresh commands.5) Issue a mode register set command to initialize the mode register.
- 6) Issue a extended mode register set command for the desired operating modes after normal MRS.

The Mode Register and Extended Mode Register do not have default values.

If they are not programmed during the initialization sequence, it may lead to unspecified operation.

All banks have to be in idle state prior to adjusting MRS and EMRS set.



# 2. BASIC TIMING




Figure 19. Basic Timing (Setup, Hold and Access Time @BL=4, CL=3)



# 3. MULTI BANK INTERLEAVING READ




Figure 20. Multi Bank Interleaving READ (@BL=4, CL=3)



# 4. MULTI BANK INTERLEAVING WRITE




Figure 21. Multi Bank Interleaving WRITE (@BL=4)



## 5. READ WITH AUTO PRECHARGE




Figure 22. Read with Auto Precharge (@BL=8)

#### NOTE

1) The row active command of the precharge bank can be issued after tRP from this point.



# 6. WRITE WITH AUTO PRECHARGE




Figure 23. Write with Auto Precharge (@BL=8)

#### NOTE

1) The row active command of the precharge bank can be issued after tRP from this point



# 7. WRITE FOLLOWED BY PRECHARGE




Figure 24. Write followed by Precharge (@BL=4)



## 8. WRITE INTERRUPTED BY PRECHARGE & DM





Figure 25. Write Interrupted by Precharge & DM (@BL=8)



# MCP Memory

**Rev. 1.0** 

## 9. WRITE INTERRUPTED BY A READ



: Don't care

Figure 26. Write Interrupted by a Read (@BL=8, CL=3)



**Rev. 1.0** 

## 10. READ INTERRUPTED BY PRECHARGE




Figure 27. Read Interrupted by Precharge (@BL=8, CL=3)



#### 11. READ INTERRUPTED BY A WRITE & BURST STOP




Figure 28. Read Interrupted by a Write & Burst Stop (@BL=8, CL=3)



## 12. READ INTERRUPTED BY A READ




Figure 29. Read Interrupted by a Read (@BL=8, CL=3)



**Rev. 1.0** 

# 13. DM FUNCTION




Figure 30. DM Function (@BL=8) only for write

