

384-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64-GRAY SCALES)

DESCRIPTION

The μ PD16732A, 16732B are a source driver for TFT-LCDs capable of dealing with displays with 64-gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the output dynamic range is as large as $V_{SS2} + 0.1$ V to $V_{DD2} - 0.1$ V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequency of 65 MHz when driving at 3.0 V, 45 MHz when driving at 2.3 V, this driver is applicable to XGA-standard TFT-LCD panels and SXGA TFT-LCD panels by input display signal 2 systems (Clock divide).

FEATURES

- CMOS level input (2.3 V to 3.6 V)
- 384 Outputs
- Input of 6 bits (gradation data) by 6 dots
- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter (R-DAC)
- High-speed data transfer: $f_{MAX.} = 65$ MHz (internal data transfer speed when operating at $V_{DD1} = 3.0$ V)
- Output dynamic range $V_{SS2} + 0.1$ V to $V_{DD2} - 0.1$ V
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output Voltage polarity inversion function (POL)
- Display data inversion function (POL2)
- Low power control function (LPC)
- Logic power supply voltage (V_{DD1}) : 2.3 V to 3.6 V
- Driver power supply voltage (V_{DD2}) : 8.5 ± 0.5 V
- Different point between μ PD16732A, 16732B : The ladder resistors value(Refer to **5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE**)


ORDERING INFORMATION

Part Number	Package
μ PD16732AN-xxx	TCP (TAB package)
μ PD16732BN-xxx	TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, please contact an NEC salesperson.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

1. BLOCK DIAGRAM




Remark /xxx indicates active low signal.

2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (μ PD16732AN-xxx, μ PD16732BN-xxx : TCP (TAB package))



Remark This figure does not specify the TCP package.

4. PIN FUNCTIONS

(1/2)

Pin Symbol	Pin Name	Description
S ₁ to S ₃₈₄	Driver output	The D/A converted 64-gray-scale analog voltage is output.
D ₀₀ to D ₀₅	Display data input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by 6 dots (2 pixels). D _{X0} : LSB, D _{X5} : MSB
D ₁₀ to D ₁₅		
D ₂₀ to D ₂₅		
D ₃₀ to D ₃₅		
D ₄₀ to D ₄₅		
D ₅₀ to D ₅₅		
R _i /L	Shift direction control input	These refer to the start pulse input/output pins when driver ICs are connected in cascade. The shift directions of the shift registers are as follows. R _i /L = H : STHR input, S ₁ → S ₃₈₄ , STHL output R _i /L = L : STHL input, S ₃₈₄ → S ₁ , STHR output
STHR	Right shift start pulse input/output	R _i /L = H : Becomes the start pulse input pin. R _i /L = L : Becomes the start pulse output pin.
STHL	Left shift start pulse input/output	R _i /L = H : Becomes the start pulse output pin. R _i /L = L : Becomes the start pulse input pin.
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 64th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver.
STB	Latch input	The contents of the data register are transferred to the latch circuit at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	POL = L : The S _{2n-1} output uses V ₀ to V ₄ as the reference supply. The S _{2n} output uses V ₅ to V ₉ as the reference supply. POL = H : The S _{2n-1} output uses V ₅ to V ₉ as the reference supply. The S _{2n} output uses V ₀ to V ₄ as the reference supply. S _{2n-1} indicates the odd output: and S _{2n} indicates the even output. Input of the POL signal is allowed the setup time (t _{POL-STB}) with respect to STB's rising edge.
POL2	Data inversion	POL2 = H : Display data is inverted. POL2 = L : Display data is not inverted
LPC	Low power control input	The current consumption is lowered by controlling the constant current source of the output amplifier. In low power mode (LPC = "L"), the V _{DD2} of static current consumption can be reduced to two thirds of the normal current consumption. This pin is pulled up to the V _{DD1} power supply inside the IC. LPC = H or Open : Normal power mode LPC = L : Low power mode

★

(2/2)

Pin Symbol	Pin Name	Description
Bcont	Bias control	This pin can be used to finely control the bias current inside the output amplifier. In cases when fine-control is necessary, connect this pin to the stabilized ground potential (V_{SS2}) via an external resistor of 10 to 100kΩ (per IC). When this fine-control function is not required, leave this pin open. Refer to 9. CURRENT CONSUMPTION REDUCTION FUNCTION
V ₀ to V ₉	γ-corrected power supplies	Input the γ-corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. V_{DD2} - 0.1 V > V₀ > V₁ > V₂ > V₃ > V₄ > V₅ > V₆ > V₇ > V₈ > V₉ > V_{SS2} + 0.1 V
V _{DD1}	Logic power supply	2.3 V to 3.6 V
V _{DD2}	Driver power supply	8.5 V ± 0.5 V
V _{SS1}	Logic ground	Grounding
V _{SS2}	Driver ground	Grounding

Cautions 1. The power start sequence must be V_{DD1}, logic input, and V_{DD2} & V₀ to V₉ in that order.

Reverse this sequence to shut down. (Simultaneous power application to V_{DD2} and V₀ to V₉ is possible.)

2. To stabilize the supply voltage, please be sure to insert a 0.1 μF bypass capacitor between V_{DD1}-V_{SS1} and V_{DD2}-V_{SS2}. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μF is also advised between the γ-corrected power supply terminals (V₀, V₁, V₂, ..., V₉) and V_{SS2}.

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

This product incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches.

The ladder resistors (r0 to r62) are designed so that the ratio of LCD panel γ -compensated voltages to V_0' to V_{63}' and V_0'' to V_{63}'' is almost equivalent. For the 2 sets of five γ -compensated power supplies, V_0 to V_4 and V_5 to V_9 , respectively, input gray scale voltages of the same polarity with respect to the common voltage. When fine-gray scale voltage precision is not necessary, there is no need to connect a voltage follower circuit to the γ -compensated power supplies V_1 to V_3 and V_6 to V_8 .

Figure 5-1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ -corrected voltages V_0 to V_9 and the input data. Be sure to maintain the voltage relationships of $V_{DD2} - 0.1 \text{ V} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2} + 0.1 \text{ V}$.

Figures 5-2 and 5-3 show the relationship between the input data and the output data. This driver IC is designed for only single-sided mounting. Therefore, please do not use it for γ -corrected power supply level inversion in double-sided mounting.

Figure 5-1. Relationship between Input Data and γ -corrected Power Supply




Figure 5-2. Relationship between Input Data and Output Voltage (1/2)

$V_{DD2} - 0.1 V > V_0 > V_1 > V_2 > V_3 > V_4 > V_5$, POL2 = L

		Data							Output Voltage		r _n		(Ω)
		D _{x5}	D _{x4}	D _{x3}	D _{x2}	D _{x1}	D _{x0}				732A	732B	732A, 732B
V ₀	r0	0	0	0	0	0	0	V ₀ '	V ₀		r0	800	1766
	r1	0	0	0	0	0	1	V ₁ '	V ₁ +(V ₀ -V ₁)×	7250/8050	r1	750	736
	r2	0	0	0	0	1	0	V ₂ '	V ₁ +(V ₀ -V ₁)×	6500/8050	r2	700	566
	r3	0	0	0	0	1	1	V ₃ '	V ₁ +(V ₀ -V ₁)×	5800/8050	r3	650	509
		0	0	0	1	0	0	V ₄ '	V ₁ +(V ₀ -V ₁)×	5150/8050	r4	600	396
		0	0	0	1	0	1	V ₅ '	V ₁ +(V ₀ -V ₁)×	4550/8050	r5	550	340
		0	0	0	1	1	0	V ₆ '	V ₁ +(V ₀ -V ₁)×	4000/8050	r6	550	283
		0	0	0	1	1	1	V ₇ '	V ₁ +(V ₀ -V ₁)×	3450/8050	r7	500	283
		0	0	1	0	0	0	V ₈ '	V ₁ +(V ₀ -V ₁)×	2950/8050	r8	500	226
		0	0	1	0	0	1	V ₉ '	V ₁ +(V ₀ -V ₁)×	2450/8050	r9	400	226
		0	0	1	0	1	0	V ₁₀ '	V ₁ +(V ₀ -V ₁)×	2050/8050	r10	400	170
		0	0	1	0	1	1	V ₁₁ '	V ₁ +(V ₀ -V ₁)×	1650/8050	r11	350	170
		0	0	1	1	0	0	V ₁₂ '	V ₁ +(V ₀ -V ₁)×	1300/8050	r12	350	170
		0	0	1	1	0	1	V ₁₃ '	V ₁ +(V ₀ -V ₁)×	950/8050	r13	350	170
		0	0	1	1	1	0	V ₁₄ '	V ₁ +(V ₀ -V ₁)×	600/8050	r14	300	170
		0	0	1	1	1	1	V ₁₅ '	V ₁ +(V ₀ -V ₁)×	300/8050	r15	300	170
		0	1	0	0	0	0	V ₁₆ '	V ₁		r16	300	152
		0	1	0	0	0	1	V ₁₇ '	V ₂ +(V ₁ -V ₂)×	2450/2750	r17	250	152
		0	1	0	0	1	0	V ₁₈ '	V ₂ +(V ₁ -V ₂)×	2200/2750	r18	250	152
		0	1	0	0	1	1	V ₁₉ '	V ₂ +(V ₁ -V ₂)×	1950/2750	r19	250	152
		0	1	0	1	0	0	V ₂₀ '	V ₂ +(V ₁ -V ₂)×	1700/2750	r20	200	152
		0	1	0	1	0	1	V ₂₁ '	V ₂ +(V ₁ -V ₂)×	1500/2750	r21	200	152
		0	1	0	1	1	0	V ₂₂ '	V ₂ +(V ₁ -V ₂)×	1300/2750	r22	200	152
		0	1	0	1	1	1	V ₂₃ '	V ₂ +(V ₁ -V ₂)×	1100/2750	r23	150	152
		0	1	1	0	0	0	V ₂₄ '	V ₂ +(V ₁ -V ₂)×	950/2750	r24	150	152
		0	1	1	0	0	1	V ₂₅ '	V ₂ +(V ₁ -V ₂)×	800/2750	r25	150	152
		0	1	1	0	1	0	V ₂₆ '	V ₂ +(V ₁ -V ₂)×	650/2750	r26	150	152
		0	1	1	0	1	1	V ₂₇ '	V ₂ +(V ₁ -V ₂)×	500/2750	r27	100	152
		0	1	1	1	0	0	V ₂₈ '	V ₂ +(V ₁ -V ₂)×	400/2750	r28	100	152
		0	1	1	1	0	1	V ₂₉ '	V ₂ +(V ₁ -V ₂)×	300/2750	r29	100	152
		0	1	1	1	1	0	V ₃₀ '	V ₂ +(V ₁ -V ₂)×	200/2750	r30	100	152
		0	1	1	1	1	1	V ₃₁ '	V ₂ +(V ₁ -V ₂)×	100/2750	r31	100	152
		1	0	0	0	0	0	V ₃₂ '	V ₂		r32	100	156
		1	0	0	0	0	1	V ₃₃ '	V ₃ +(V ₂ -V ₃)×	1500/1600	r33	100	156
		1	0	0	0	1	0	V ₃₄ '	V ₃ +(V ₂ -V ₃)×	1400/1600	r34	100	156
		1	0	0	0	1	1	V ₃₅ '	V ₃ +(V ₂ -V ₃)×	1300/1600	r35	100	156
		1	0	0	1	0	0	V ₃₆ '	V ₃ +(V ₂ -V ₃)×	1200/1600	r36	100	156
		1	0	0	1	0	1	V ₃₇ '	V ₃ +(V ₂ -V ₃)×	1100/1600	r37	100	156
		1	0	0	1	1	0	V ₃₈ '	V ₃ +(V ₂ -V ₃)×	1000/1600	r38	100	156
		1	0	0	1	1	1	V ₃₉ '	V ₃ +(V ₂ -V ₃)×	900/1600	r39	100	156
		1	0	1	0	0	0	V ₄₀ '	V ₃ +(V ₂ -V ₃)×	800/1600	r40	100	156
		1	0	1	0	0	1	V ₄₁ '	V ₃ +(V ₂ -V ₃)×	700/1600	r41	100	156
		1	0	1	0	1	0	V ₄₂ '	V ₃ +(V ₂ -V ₃)×	600/1600	r42	100	156
		1	0	1	0	1	1	V ₄₃ '	V ₃ +(V ₂ -V ₃)×	500/1600	r43	100	156
		1	0	1	1	0	0	V ₄₄ '	V ₃ +(V ₂ -V ₃)×	400/1600	r44	100	156
		1	0	1	1	0	1	V ₄₅ '	V ₃ +(V ₂ -V ₃)×	300/1600	r45	100	156
		1	0	1	1	1	0	V ₄₆ '	V ₃ +(V ₂ -V ₃)×	200/1600	r46	100	156
		1	0	1	1	1	1	V ₄₇ '	V ₃ +(V ₂ -V ₃)×	100/1600	r47	100	156
		1	1	0	0	0	0	V ₄₈ '	V ₃		r48	100	175
		1	1	0	0	0	1	V ₄₉ '	V ₄ +(V ₃ -V ₄)×	3350/3450	r49	100	175
		1	1	0	0	1	0	V ₅₀ '	V ₄ +(V ₃ -V ₄)×	3250/3450	r50	100	175
		1	1	0	0	1	1	V ₅₁ '	V ₄ +(V ₃ -V ₄)×	3150/3450	r51	100	175
		1	1	0	1	0	0	V ₅₂ '	V ₄ +(V ₃ -V ₄)×	3050/3450	r52	100	175
		1	1	0	1	0	1	V ₅₃ '	V ₄ +(V ₃ -V ₄)×	2950/3450	r53	150	232
		1	1	0	1	1	0	V ₅₄ '	V ₄ +(V ₃ -V ₄)×	2800/3450	r54	150	232
		1	1	0	1	1	1	V ₅₅ '	V ₄ +(V ₃ -V ₄)×	2650/3450	r55	150	232
		1	1	1	0	0	0	V ₅₆ '	V ₄ +(V ₃ -V ₄)×	2500/3450	r56	200	232
		1	1	1	0	0	1	V ₅₇ '	V ₄ +(V ₃ -V ₄)×	2300/3450	r57	200	289
		1	1	1	0	1	0	V ₅₈ '	V ₄ +(V ₃ -V ₄)×	2100/3450	r58	250	345
		1	1	1	0	1	1	V ₅₉ '	V ₄ +(V ₃ -V ₄)×	1850/3450	r59	250	402
		1	1	1	1	0	0	V ₆₀ '	V ₄ +(V ₃ -V ₄)×	1600/3450	r60	300	402
		1	1	1	1	0	1	V ₆₁ '	V ₄ +(V ₃ -V ₄)×	1300/3450	r61	500	459
		1	1	1	1	1	0	V ₆₂ '	V ₄ +(V ₃ -V ₄)×	800/3450	r62	800	872
		1	1	1	1	1	1	V ₆₃ '	V ₄		rtotal	15850	15851

Caution There is no connection between V₄ and V₅ terminal in the chip.

Figure 5-3. Relationship between Input Data and Output Voltage (2/2)

$V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2} + 0.1 \text{ V}$, POL2 = L

	Data	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0	Output Voltage		rn	(Ω)	
								732A	732B		732A	732B
V ₅								V ₀ "	V ₉	r0	800	1766
r62	00H	0	0	0	0	0	0	V ₁ "	$V_9 + (V_8 - V_9) \times \frac{800}{8050}$	r1	750	736
	01H	0	0	0	0	0	1	V ₂ "	$V_9 + (V_8 - V_9) \times \frac{1550}{8050}$	r2	700	566
r61	02H	0	0	0	0	1	0	V ₃ "	$V_9 + (V_8 - V_9) \times \frac{2250}{8050}$	r3	650	509
	03H	0	0	0	0	1	1	V ₄ "	$V_9 + (V_8 - V_9) \times \frac{2900}{8050}$	r4	600	396
r60	04H	0	0	0	1	0	0	V ₅ "	$V_9 + (V_8 - V_9) \times \frac{3500}{8050}$	r5	550	340
	05H	0	0	0	1	0	1	V ₆ "	$V_9 + (V_8 - V_9) \times \frac{4050}{8050}$	r6	550	283
r59	06H	0	0	0	1	1	0	V ₇ "	$V_9 + (V_8 - V_9) \times \frac{4600}{8050}$	r7	500	283
	07H	0	0	0	1	1	1	V ₈ "	$V_9 + (V_8 - V_9) \times \frac{5100}{8050}$	r8	500	226
	08H	0	0	1	0	0	0	V ₉ "	$V_9 + (V_8 - V_9) \times \frac{5600}{8050}$	r9	400	226
	09H	0	0	1	0	0	1	V ₁₀ "	$V_9 + (V_8 - V_9) \times \frac{6000}{8050}$	r10	400	170
	0AH	0	0	1	0	1	0	V ₁₁ "	$V_9 + (V_8 - V_9) \times \frac{6400}{8050}$	r11	350	170
r49	0BH	0	0	1	0	1	1	V ₁₂ "	$V_9 + (V_8 - V_9) \times \frac{6750}{8050}$	r12	350	170
	0CH	0	0	1	1	0	0	V ₁₃ "	$V_9 + (V_8 - V_9) \times \frac{7100}{8050}$	r13	350	170
	0DH	0	0	1	1	0	1	V ₁₄ "	$V_9 + (V_8 - V_9) \times \frac{7450}{8050}$	r14	300	170
V ₆	0EH	0	0	1	1	1	0	V ₁₅ "	$V_9 + (V_8 - V_9) \times \frac{7750}{8050}$	r15	300	170
	0FH	0	0	1	1	1	1	V ₁₆ "	V ₈	r16	300	152
r48	10H	0	1	0	0	0	0	V ₁₇ "	$V_8 + (V_7 - V_8) \times \frac{300}{2750}$	r17	250	152
	11H	0	1	0	0	0	1	V ₁₈ "	$V_8 + (V_7 - V_8) \times \frac{550}{2750}$	r18	250	152
r47	12H	0	1	0	0	1	0	V ₁₉ "	$V_8 + (V_7 - V_8) \times \frac{800}{2750}$	r19	250	152
	13H	0	1	0	0	1	1	V ₂₀ "	$V_8 + (V_7 - V_8) \times \frac{1050}{2750}$	r20	200	152
r46	14H	0	1	0	1	0	0	V ₂₁ "	$V_8 + (V_7 - V_8) \times \frac{1250}{2750}$	r21	200	152
	15H	0	1	0	1	0	1	V ₂₂ "	$V_8 + (V_7 - V_8) \times \frac{1450}{2750}$	r22	200	152
	16H	0	1	0	1	1	0	V ₂₃ "	$V_8 + (V_7 - V_8) \times \frac{1650}{2750}$	r23	150	152
	17H	0	1	0	1	1	1	V ₂₄ "	$V_8 + (V_7 - V_8) \times \frac{1800}{2750}$	r24	150	152
	18H	0	1	1	0	0	0	V ₂₅ "	$V_8 + (V_7 - V_8) \times \frac{1950}{2750}$	r25	150	152
	19H	0	1	1	0	0	1	V ₂₆ "	$V_8 + (V_7 - V_8) \times \frac{2100}{2750}$	r26	150	152
	1AH	0	1	1	0	1	0	V ₂₇ "	$V_8 + (V_7 - V_8) \times \frac{2250}{2750}$	r27	100	152
	1BH	0	1	1	0	1	1	V ₂₈ "	$V_8 + (V_7 - V_8) \times \frac{2350}{2750}$	r28	100	152
	1CH	0	1	1	1	0	0	V ₂₉ "	$V_8 + (V_7 - V_8) \times \frac{2450}{2750}$	r29	100	152
	1DH	0	1	1	1	0	1	V ₃₀ "	$V_8 + (V_7 - V_8) \times \frac{2550}{2750}$	r30	100	152
	1EH	0	1	1	1	1	0	V ₃₁ "	$V_8 + (V_7 - V_8) \times \frac{2650}{2750}$	r31	100	152
	1FH	0	1	1	1	1	1	V ₃₂ "	V ₇	r32	100	156
	20H	1	0	0	0	0	0	V ₃₃ "	$V_7 + (V_6 - V_7) \times \frac{100}{1600}$	r33	100	156
	21H	1	0	0	0	0	1	V ₃₄ "	$V_7 + (V_6 - V_7) \times \frac{200}{1600}$	r34	100	156
	22H	1	0	0	0	1	0	V ₃₅ "	$V_7 + (V_6 - V_7) \times \frac{300}{1600}$	r35	100	156
	23H	1	0	0	0	1	1	V ₃₆ "	$V_7 + (V_6 - V_7) \times \frac{400}{1600}$	r36	100	156
	24H	1	0	0	1	0	0	V ₃₇ "	$V_7 + (V_6 - V_7) \times \frac{500}{1600}$	r37	100	156
	25H	1	0	0	1	0	1	V ₃₈ "	$V_7 + (V_6 - V_7) \times \frac{600}{1600}$	r38	100	156
r17	26H	1	0	0	1	1	0	V ₃₉ "	$V_7 + (V_6 - V_7) \times \frac{700}{1600}$	r39	100	156
	27H	1	0	0	1	1	1	V ₄₀ "	$V_7 + (V_6 - V_7) \times \frac{800}{1600}$	r40	100	156
r16	28H	1	0	1	0	0	0	V ₄₁ "	$V_7 + (V_6 - V_7) \times \frac{900}{1600}$	r41	100	156
	29H	1	0	1	0	0	1	V ₄₂ "	$V_7 + (V_6 - V_7) \times \frac{1000}{1600}$	r42	100	156
V ₈	2AH	1	0	1	0	1	0	V ₄₃ "	$V_7 + (V_6 - V_7) \times \frac{1100}{1600}$	r43	100	156
	2BH	1	0	1	0	1	1	V ₄₄ "	$V_7 + (V_6 - V_7) \times \frac{1200}{1600}$	r44	100	156
r15	2CH	1	0	1	1	0	0	V ₄₅ "	$V_7 + (V_6 - V_7) \times \frac{1300}{1600}$	r45	100	156
	2DH	1	0	1	1	0	1	V ₄₆ "	$V_7 + (V_6 - V_7) \times \frac{1400}{1600}$	r46	100	156
	2EH	1	0	1	1	1	0	V ₄₇ "	$V_7 + (V_6 - V_7) \times \frac{1500}{1600}$	r47	100	156
	2FH	1	0	1	1	1	1	V ₄₈ "	V ₆	r48	100	175
r14	30H	1	1	0	0	0	0	V ₄₉ "	$V_6 + (V_5 - V_6) \times \frac{100}{3450}$	r49	100	175
	31H	1	1	0	0	0	1	V ₅₀ "	$V_6 + (V_5 - V_6) \times \frac{200}{3450}$	r50	100	175
	32H	1	1	0	0	1	0	V ₅₁ "	$V_6 + (V_5 - V_6) \times \frac{300}{3450}$	r51	100	175
	33H	1	1	0	0	1	1	V ₅₂ "	$V_6 + (V_5 - V_6) \times \frac{400}{3450}$	r52	100	175
	34H	1	1	0	1	0	0	V ₅₃ "	$V_6 + (V_5 - V_6) \times \frac{500}{3450}$	r53	150	232
	35H	1	1	0	1	0	1	V ₅₄ "	$V_6 + (V_5 - V_6) \times \frac{650}{3450}$	r54	150	232
r2	36H	1	1	0	1	1	0	V ₅₅ "	$V_6 + (V_5 - V_6) \times \frac{800}{3450}$	r55	150	232
	37H	1	1	0	1	1	1	V ₅₆ "	$V_6 + (V_5 - V_6) \times \frac{950}{3450}$	r56	200	232
r1	38H	1	1	1	0	0	0	V ₅₇ "	$V_6 + (V_5 - V_6) \times \frac{1150}{3450}$	r57	200	289
	39H	1	1	1	0	0	1	V ₅₈ "	$V_6 + (V_5 - V_6) \times \frac{1350}{3450}$	r58	250	345
	3AH	1	1	1	0	1	0	V ₅₉ "	$V_6 + (V_5 - V_6) \times \frac{1600}{3450}$	r59	250	402
	3BH	1	1	1	0	1	1	V ₆₀ "	$V_6 + (V_5 - V_6) \times \frac{1850}{3450}$	r60	300	402
	3CH	1	1	1	1	0	0	V ₆₁ "	$V_6 + (V_5 - V_6) \times \frac{2150}{3450}$	r61	500	459
	3DH	1	1	1	1	0	1	V ₆₂ "	$V_6 + (V_5 - V_6) \times \frac{2650}{3450}$	r62	800	872
	3EH	1	1	1	1	1	0	V ₆₃ "	V ₅	rtotal	15850	15851
	3FH	1	1	1	1	1	1					
V ₉												

Caution There is no connection between V₄ and V₅ terminal in the chip.

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 6 bits × 2 RGBs (6 dots)

Input width : 36 bits (2-pixel data)

R_i/L = H (Right shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₃₈₃	S ₃₈₄
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	...	D ₄₀ to D ₄₅	D ₅₀ to D ₅₅

R_i/L = L (Left shift)


Output	S ₁	S ₂	S ₃	S ₄	...	S ₃₈₃	S ₃₈₄
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	...	D ₄₀ to D ₄₅	D ₅₀ to D ₅₅

POL	S _{2n-1} ^{Note}	S _{2n} ^{Note}
L	V ₀ to V ₄	V ₅ to V ₉
H	V ₅ to V ₉	V ₀ to V ₄

Note S_{2n-1} (Odd output), S_{2n} (Even output)

★ 7. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.



8. RELATIONSHIP BETWEEN STB, CLK, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.

Figure 8-1. Output Circuit Block Diagram





Figure 8-2. Output Circuit Timing Waveform



Remarks 1. STB = L : SW1 = ON

STB = H : SW1 = OFF

2. STB = "H" is acknowledged at timing [1].

3. The display data latch is completed at timing [2] and the input voltage (Vamp (in) : gray-scale level voltage) of the output amplifier changes.

9. CURRENT CONSUMPTION REDUCTION FUNCTION

The μ PD16732A and 16732B have a low power control function (LPC) which can switch the bias current of the output amplifier between two levels and a bias control function (Bcont) which can be used to finely control the bias current.

<Low power control function (LPC)>

The bias current of the output amplifier can be switched between two levels using this pin. (Bcont: Open)

LPC = H or Open: Normal power mode

LPC = L: Low power mode


- ★ The V_{DD2} of static current consumption can be reduced to two thirds of that in normal mode. Input a stable DC current (V_{DD1}/V_{SS1}) to this pin.

<Bias Current Control Function (Bcont)>

It is possible to fine-control the current consumption by using the bias current control function (Bcont pin). When using this function, connect this pin to the stabilized ground potential (V_{SS2}) via an external resistor (R_{EXT}). When not using this function, leave this pin open.

Refer to the table below for the percentage of current regulation when using the bias current control function.

Figure9–1. Bias Current Control Function (Bcont)



Refer to the table below for the percentage of current regulation when using the bias current control function.

★ Talbe9–1. Current Consumption Regulation Percentage Compared to Normal Mode


R_{EXT}	Current Consumption Regulation Percentage	
	LPC = H	LPC = L
∞ (Open)	100 %	65 %
50 k Ω	110 %	70 %
20 k Ω	115 %	80 %
10 k Ω	120 %	85 %

$V_{DD1} = 3.3 \text{ V}$
 $V_{DD2} = 8.7 \text{ V}$
 LPC = 3.3 V/0 V

Remark The above current consumption regulation percentages are not product-characteristic guaranteed as they are based on the results of simulation.

Caution Because the low-power and bias-current control functions control the bias current in the output amplifier and regulate the over-all current consumption of the driver IC, when this occurs, the characteristics of the output amplifier will simultaneously change. Therefore, when using these functions, be sure to sufficiently evaluate the picture quality.

Figure9-2. Output wave form (LPC = L)



----- [1]
 _____ [2]

<Test Condition>





Figure9-3. Output wave form (LPC = H)



10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = +25\text{ }^{\circ}\text{C}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V_{DD1}	-0.5 to +4.0	V
Driver Part Supply Voltage	V_{DD2}	-0.5 to +10.0	V
Logic Part Input Voltage	V_{I1}	-0.5 to $V_{DD1} + 0.5$	V
Driver Part Input Voltage	V_{I2}	-0.5 to $V_{DD2} + 0.5$	V
Logic Part Output Voltage	V_{O1}	-0.5 to $V_{DD1} + 0.5$	V
Driver Part Output Voltage	V_{O2}	-0.5 to $V_{DD2} + 0.5$	V
Operating Ambient Temperature	T_A	-10 to +75	$^{\circ}\text{C}$
Storage Temperature	T_{stg}	-55 to +125	$^{\circ}\text{C}$

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

Recommended Operating Range ($T_A = -10\text{ to }+75\text{ }^{\circ}\text{C}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V_{DD1}		2.3		3.6	V
Driver Part Supply Voltage	V_{DD2}		8.0	8.5	9.0	V
High-Level Input Voltage	V_{IH}		$0.7 V_{DD1}$		V_{DD1}	V
Low-Level Input Voltage	V_{IL}		0		$0.3 V_{DD1}$	V
γ -Corrected Voltage	V_O to V_9		$V_{SS2} + 0.1$		$V_{DD2} - 0.1$	V
Driver Part Output Voltage	V_O		$V_{SS2} + 0.1$		$V_{DD2} - 0.1$	V
Maximum Clock Frequency	$f_{MAX.}$	$V_{DD1} = 2.3\text{ V to }3.6\text{ V}$	45			MHz
		$V_{DD1} = 3.0\text{ V to }3.6\text{ V}$	65			MHz

Electrical Characteristics ($T_A = -10$ to $+75$ °C, $V_{DD1} = 2.3$ V to 3.6 V, $V_{DD2} = 8.5$ V $\pm$ 0.5 V, $V_{SS1} = V_{SS2} = 0$ V, Unless otherwise specified, the input level is defined to be LPC = H or Open, Bcont = Open)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
Input Leak Current	I _{IL}					±1.0	μ A
High-Level Output Voltage	V _{OH}	STHR (STHL), I _{OH} = 0 mA		V _{DD1} − 0.1			V
Low-Level Output Voltage	V _{OL}	STHR (STHL), I _{OL} = 0 mA				0.1	V
γ-Corrected Supply Current	I _γ	V ₀ to V ₄ =	V ₀ pin, V ₅ pin	126	252	504	μ A
		V ₅ to V ₉ = 4.0 V	V ₄ pin, V ₉ pin	−504	−252	−126	μ A
Driver Output Current	I _{VOH}	V _X = 7.0 V, V _{OUT} = 6.5 V ^{Note}				−30	μ A
	I _{VOL}	V _X = 1.0 V, V _{OUT} = 1.5 V ^{Note}		30			μ A
Output Voltage Deviation	ΔV _O	V _{DD1} = 3.3 V, V _{DD2} = 8.5 V, V _{OUT} = 2.0 V, 4.25 V, 6.5 V			±7	±20	mV
Output swing difference deviation	ΔV _{P-P}				±2	±15	mV
Output Voltage Range	V _O	All Input data		0.1		V _{DD2} − 0.1	V
Logic Part Dynamic Current Consumption	I _{DD1}	V _{DD1} , with no load			3.0	6.0	mA
Driver Part Dynamic Current Consumption	I _{DD21}	V _{DD2} = 8.5 V ± 0.5 V, with no load LPC = H, Bcont = Open			3.0	6.0	mA
	I _{DD22}	V _{DD2} = 8.5 V ± 0.5 V, with no load LPC = L, Bcont = Open			2.0	4.0	mA

Notes1. V_X refers to the output voltage of analog output pins S_1 to S_{384} .

2. V_{OUT} refers to the voltage applied to analog output pins S_1 to S_{384} .

Cautions 1. The STB cycle is defined to be 20 μ s at $f_{CLK} = 40$ MHz.


2. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.

3. Refers to the current consumption per driver when cascades are connected under the assumption of XGA single-sided mounting (8 units).

Switching Characteristics ($T_A = -10$ to $+75$ °C, $V_{DD1} = 2.3$ V to 3.6 V, $V_{DD2} = 8.5$ V $\pm$ 0.5 V, $V_{SS1} = V_{SS2} = 0$ V,
Unless otherwise specified, the input level is defined to be LPC = H or Open,
Bcont = Open)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t_{PLH1}	$C_L = 10$ pF, $V_{DD1} = 2.3$ V to 3.6 V		10	17	ns
		$C_L = 10$ pF, $V_{DD1} = 3.0$ V to 3.6 V		7	10.5	ns
Driver Output Delay Time	t_{PLH2}	$C_L = 75$ pF, $R_L = 5$ k Ω		2.5	5	μ s
	t_{PLH3}			5	8	μ s
	t_{PHL2}			2.5	5	μ s
	t_{PHL3}			5	8	μ s
Input Capacitance	C_{i1}	STHR (STHL) excluded, $T_A = +25$ °C		5	10	pF
	C_{i2}	STHR (STHL), $T_A = +25$ °C		8	10	pF

<Measurement Condition>



Timing Requirement ($T_A = -10$ to $+75$ °C, $V_{DD1} = 2.3$ V to 3.6 V, $V_{SS1} = V_{SS2} = 0$ V, $t_r = t_f = 8.0$ ns)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PW_{CLK}	$V_{DD1} = 2.3$ V to 3.6 V	22			ns
		$V_{DD1} = 3.0$ V to 3.6 V	15			ns
Clock Pulse High Period	$PW_{CLK(H)}$		4			ns
Clock Pulse Low Period	$PW_{CLK(L)}$	$V_{DD1} = 2.3$ V to 3.6 V	6			ns
		$V_{DD1} = 3.0$ V to 3.6 V	4			ns
Data Setup Time	t_{SETUP1}		4			ns
Data Hold Time	t_{HOLD1}		0			ns
Start Pulse Setup Time	t_{SETUP2}		4			ns
Start Pulse Hold Time	t_{HOLD2}		0			ns
POL2 Setup Time	t_{SETUP3}		4			ns
POL2 Hold Time	t_{HOLD3}		0			ns
Start Pulse Low Period	t_{SPL}		6			ns
STB Pulse Width	PW_{STB}		2			CLK
					4	μs
Data Invalid Period	t_{INV}		1			CLK
Last Data Timing	t_{LDT}		2			CLK
CLK-STB Time	$t_{CLK-STB}$	$CLK \uparrow \rightarrow STB \uparrow$	6			ns
STB-CLK Time	$t_{STB-CLK}$	$STB \uparrow \rightarrow CLK \uparrow$ $V_{DD1} = 2.3$ V to 3.6 V	9			ns
		$STB \uparrow \rightarrow CLK \uparrow$ $V_{DD1} = 3.0$ V to 3.6 V	6			ns
Time Between STB and Start Pulse	$t_{STB-STH}$	$STB \uparrow \rightarrow STHR(STHL) \uparrow$	2			CLK
POL-STB Time	$t_{POL-STB}$	$POL \uparrow$ or $\downarrow \rightarrow STB \uparrow$	-5			ns
★ STB-POL Time	$t_{STB-POL}$	$STB \downarrow \rightarrow POL \downarrow$ or $\uparrow$	6			ns

12. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met for soldering conditions of the μ PD16732A, 16732B.

For more details, refer to the **Semiconductor Device Mounting Technology Manual (C10535E)**.

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

μ PD16732AN-xxx, μ PD16732BN-xxx : TCP (TAB package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C: heating for 2 to 3 seconds: pressure 100g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm ² : time 3 to 5 seconds. Real bonding 165 to 180°C: pressure 25 to 45 kg/cm ² : time 30 to 40 seconds. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.