

# CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18

# 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)

#### **Features**

- 18-Mbit density (2 M × 8, 2 M × 9, 1 M × 18, 512 K × 36)
- 550 MHz clock for high bandwidth
- 2-word burst for reducing address bus frequency
- Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz
- Available in 2.5 clock cycle latency
- Two input clocks (K and K) for precise DDR timing
   □ SRAM uses rising edges only
- Echo clocks (CQ and CQ) simplify data capture in high-speed systems
- Data valid pin (QVLD) to indicate valid data on the output
- Synchronous internally self-timed writes
- DDR II+ operates with 2.5 cycle read latency when DOFF is asserted HIGH
- Operates similar to DDR I device with 1 cycle read latency when DOFF is asserted LOW
- Core  $V_{DD}$  = 1.8 V ± 0.1 V; I/O  $V_{DDQ}$  = 1.4 V to  $V_{DD}$   $\Box$  Supports both 1.5 V and 1.8 V I/O supply
- HSTL inputs and variable drive HSTL output buffers
- Available in 165-Ball FBGA package (13 × 15 × 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- JTAG 1149.1 compatible test access port
- Phase-locked loop (PLL) for accurate data placement

### Configurations

#### With Read cycle latency of 2.5 cycles:

CY7C11661KV18 – 2 M × 8 CY7C11771KV18 – 2 M × 9 CY7C11681KV18 – 1 M × 18 CY7C11701KV18 – 512 K × 36

### **Functional Description**

The CY7C11661KV18, CY7C11771KV18, CY7C11681KV18, and CY7C11701KV18 are 1.8 V Synchronous Pipelined SRAMs equipped with DDR II+ architecture. The DDR II+ consists of an SRAM core with advanced synchronous peripheral circuitry. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of K and K. Each address location is associated with two 8-bit words (CY7C11661KV18), 9-bit words (CY7C11771KV18), 18-bit words (CY7C11681KV18), or 36-bit words (CY7C11701KV18) that burst sequentially into or out of the device.

Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs D) are tightly matched to the two output echo clocks CQ/CQ, eliminating the need for separately capturing data from each individual DDR SRAM in the system design.

All synchronous inputs pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the K or K input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

Table 1. Selection Guide


Description		550 MHz	500 MHz	450 MHz	400 MHz	Unit
Maximum operating frequency	550	500	450	400	MHz	
Maximum operating	x8	740	690	630	580	mA
current	x9	740	690	630	580	
	x18	760	700	650	590	
	x36	970	890	820	750	

Note


<sup>1.</sup> The Cypress QDR II+ devices surpass the QDR consortium specification and can support V<sub>DDQ</sub> = 1.4 V to V<sub>DD</sub>.



### Logic Block Diagram (CY7C11661KV18)




### Logic Block Diagram (CY7C11771KV18)







### Logic Block Diagram (CY7C11681KV18)



### Logic Block Diagram (CY7C11701KV18)








### **Contents**

Functional Overview	5
Read Operations	5
Write Operations	
Byte Write Operations	
DDR Operation	
Depth Expansion	
Programmable Impedance	
Echo Clocks	5
Valid Data Indicator (QVLD)	6
PLL	
Application Example	6
Truth Table	
Write Cycle Description – CY7C11661KV18 and	
CY7C11681KV18	7
Write Cycle Descriptions - CY7C11771KV18	8
Write Cycle Descriptions - CY7C11701KV18	8
IEEE 1149.1 Serial Boundary Scan (JTAG)	9
Disabling the JTAG Feature	9
Test Access Port—Test Clock	9
Test Mode Select (TMS)	9
Test Data-In (TDI)	9
Test Data-Out (TDO)	9
Performing a TAP Reset	9
TAP Registers	9
TAP Instruction Set	9
TAP Electrical Characteristics	12
TAP AC Switching Characteristics	13

TAP Timing and Test Conditions	
Power-up Sequence in DDR II+ SRAM	16
Power-up Sequence	
PLL Constraints	16
Maximum Ratings	17
Operating Range	
Neutron Soft Error Immunity	
Electrical Characteristics	17
DC Electrical Characteristics	17
AC Electrical Characteristics	19
Capacitance	19
Thermal Resistance	
Switching Characteristics	20
Switching Waveforms	21
Read/Write/Deselect Sequence	21
Ordering Information	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	24
Units of Measure	24
Document History Page	25
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
DSoC Solutions	





#### **Functional Overview**

The CY7C11661KV18, CY7C11771KV18, CY7C11681KV18, and CY7C11701KV18 are synchronous pipelined Burst SRAMs equipped with a DDR interface, which operates with a read latency of two and half cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to V<sub>SS</sub>, the device behaves in DDR I mode with a read latency of one clock cycle.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input and output timing are referenced from the rising edge of the input clocks (K and  $\overline{K}$ ).

All synchronous data inputs  $(D_{[\chi:0]})$  pass through input registers controlled by the rising edge of the input clocks (K and K). All synchronous data outputs  $(Q_{[\chi:0]})$  pass through output registers controlled by the rising edge of the input clocks (K and K).

All synchronous control (R/ $\overline{W}$ ,  $\overline{LD}$ ,  $\overline{NWS}_{[X:0]}$ ,  $\overline{BWS}_{[X:0]}$ ) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C11681KV18 is described in the following sections. The same basic descriptions apply to CY7C11661KV18, CY7C11771KV18, and CY7C11701KV18.

#### Read Operations

The CY7C11681KV18 is organized internally as two arrays of 512 K × 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting R/W HIGH and LD LOW at the rising edge of the positive input clock (K). The address presented to the address inputs is stored in the read address register. Following the next two  $\overline{K}$  clock rise, the corresponding 18-bit word of data from this address location is driven onto the  $Q_{[17:0]}$  using  $\overline{K}$  as the output timing reference. On the subsequent rising edge of K, the next 18-bit data word is driven onto the  $Q_{[17:0]}$ . The requested data is valid 0.45 ns from the rising edge of the input clock (K and K). To maintain the internal logic, each read access must be allowed to complete. Read accesses can be initiated on every rising edge of the positive input clock (K).

When read access is deselected, the CY7C11681KV18 first completes the pending read transactions. Synchronous internal circuitry automatically tristates the output following the next rising edge of the negative input clock (K). This enables a transition between devices without the insertion of wait states in a depth expanded memory.

#### Write Operations

Write operations are initiated by asserting R/W LOW and  $\overline{LD}$  LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register. On the following K clock rise, the data presented to  $D_{[17:0]}$  is latched and stored into the 18-bit write data register, provided BWS $_{[1:0]}$  are both asserted active. On the subsequent rising edge of the negative input clock (K) the information presented to  $D_{[17:0]}$  is also stored into the write data register, provided BWS $_{[1:0]}$  are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (K). Doing so pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and  $\overline{K}$ ).

When the write access is deselected, the device ignores all inputs after the pending write operations have been completed.

#### **Byte Write Operations**

Byte write operations are supported by the CY7C11681KV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by BWS<sub>0</sub> and BWS<sub>1</sub>, which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read, modify, or write operations to a byte write operation.

#### **DDR Operation**

The CY7C11681KV18 enables high performance operation through high clock frequencies (achieved through pipelining) and DDR mode of operation. The CY7C11681KV18 requires two No Operation (NOP) cycle during transition from a read to a write cycle. At higher frequencies, some applications require third NOP cycle to avoid contention.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information is stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a Posted write.

If a read is performed on the same address on which a write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

#### **Depth Expansion**

Depth expansion requires replicating the LD control signal for each bank. All other control signals can be common between banks as appropriate.

#### **Programmable Impedance**

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and  $V_{SS}$  to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175  $\Omega$  and 350  $\Omega$ , with  $V_{DDQ}$  = 1.5 V. The output impedance is adjusted every 1024 cycles upon power-up to account for drifts in supply voltage and temperature.

#### **Echo Clocks**

Echo clocks are provided on the DDR II+ to simplify data capture on high speed systems. Two echo clocks are generated by the DDR II+. CQ is referenced with respect to K and CQ is referenced with respect to K. These are free-running clocks and are synchronized to the input clock of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 20.



### Valid Data Indicator (QVLD)

QVLD is provided on the DDR II+ to simplify data capture on high speed systems. The QVLD is generated by the DDR II+ device along with data output. This signal is also edge aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

#### **PLL**


These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power-up, when the DOFF is tied HIGH, the PLL is locked after

 $20~\mu s$  of stable clock. The PLL can\_also be reset by slowing or stopping the input clocks K and K for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks  $20~\mu s$  after a stable clock is <u>presented</u>. The PLL may be disabled by applying ground to the DOFF pin. When the PLL is turned off, the device behaves in DDR I mode (with one cycle latency and a longer access time). For information, refer to the application note, *PLL Considerations in QDRII/DDRII/QDRII+/DDRII+*.

### Application Example

Figure 1 shows two DDR II+ used in an application.

Figure 1. Application Example





### **Truth Table**

The truth table for the CY7C11661KV18, CY7C11771KV18, CY7C11681KV18, and CY7C11701KV18 follows. [2, 3, 4, 5, 6, 7]

Operation	K	LD	R/W	DQ	DQ
Write cycle: Load address; wait one cycle; input write data on consecutive K and K rising edges.	L-H	L	L	D(A) at K(t + 1) ↑	D(A+1) at K(t + 1) ↑
Read cycle: (2.5 cycle latency) Load address; wait two and half cycles; read data on consecutive K and K rising edges.	L-H	L	Н	Q(A) at $\overline{K}(t + 2)\uparrow$	Q(A+1) at K(t + 3) 1
NOP: No operation	L-H	Н	Х	High Z	High Z
Standby: clock stopped	Stopped	Х	Х	Previous state	Previous state

### Write Cycle Description – CY7C11661KV18 and CY7C11681KV18

The write cycle description table for CY7C11661KV18 and CY7C11681KV18 follows. [2, 8]

BWS <sub>0</sub> / NWS <sub>0</sub>	BWS <sub>1</sub> / NWS <sub>1</sub>	К	ĸ	Comments
L		L-H		During the data portion of a write sequence: CY7C11661KV18 – both nibbles ( $D_{[7:0]}$ ) are written into the device. CY7C11681KV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	L	1		During the data portion of a write sequence: CY7C11661KV18 – both nibbles ( $D_{[7:0]}$ ) are written into the device. CY7C11681KV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	Н	L–H		During the data portion of a write sequence: CY7C11661KV18 – only the lower nibble ( $D_{[3:0]}$ ) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C11681KV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	-		During the data portion of a write sequence: CY7C11661KV18 – only the lower nibble ( $D_{[3:0]}$ ) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C11681KV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
Н	L	L–H		During the data portion of a write sequence: CY7C11661KV18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C11681KV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	L	1		During the data portion of a write sequence: CY7C11661KV18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C11681KV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	_	No data is written into the devices during this portion of a write operation.
Н	Н	1	L–H	No data is written into the devices during this portion of a write operation.

#### Notes

- 2. X = "Do not Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
- 3. Device powers up deselected with the outputs in a tristate condition.
- 4. "A" represents address location latched by the devices when transaction was initiated. A + 1 represents the address sequence in the burst.
- 5. "t" represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the "t" clock cycle.
- 6. Data inputs are registered at K and  $\overline{K}$  rising edges. Data outputs are delivered on K and  $\overline{K}$  rising edges as well.
- 7. Ensure that when clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
- 8. Is based on a write cycle that was initiated in accordance with the Write Cycle Description CY7C11661KV18 and CY7C11681KV18 table. NWS<sub>0</sub>, NWS<sub>1</sub>, BWS<sub>0</sub>, BWS<sub>1</sub>, BWS<sub>2</sub>, and BWS<sub>3</sub> can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

Document Number: 001-53199 Rev. \*I Page 7 of 26



### Write Cycle Descriptions - CY7C11771KV18

The write cycle description table for CY7C11771KV18 follows. [2, 8]

BWS <sub>0</sub>	K	K	Comments			
L	L–H – During the data portion of a write sequence, the single byte (D <sub>[8:0]</sub> ) is written into the device.					
L	-	L–H	During the data portion of a write sequence, the single byte (D <sub>[8:0]</sub> ) is written into the device.			
Н	L–H	-	No data is written into the device during this portion of a write operation.			
Н	-	L–H	No data is written into the device during this portion of a write operation.			

### Write Cycle Descriptions - CY7C11701KV18

The write cycle description table for CY7C11701KV18 follows.  $^{[2,\,8]}$ 

	e write dysic decomption table for a first it of a first income.						
BWS <sub>0</sub>	BWS <sub>1</sub>	BWS <sub>2</sub>	BWS <sub>3</sub>	K	K	Comments	
L	L	L	L	L–H	_	During the data portion of a write sequence, all four bytes ( $D_{[35:0]}$ ) are written in the device.	
L	L	L	L	_	L–H	—H During the data portion of a write sequence, all four bytes (D <sub>[35:0]</sub> ) are written into the device.	
L	Н	Н	Н	L–H	-	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.	
L	Н	Н	Н	-	L–H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.	
Н	L	Н	Н	L–H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.		
Н	L	Н	Н	-	L–H During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written in the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.		
Н	Н	L	Н	L–H	<ul> <li>During the data portion of a write sequence, only the byte (D<sub>[26:18]</sub>) is written in the device. D<sub>[17:0]</sub> and D<sub>[35:27]</sub> remains unaltered.</li> </ul>		
Н	Η	L	Η	-	L–H	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.	
Н	Η	Н	L	L–H	-	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.	
Н	Η	Н	L	-	L–H	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.	
Н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.	
Н	Н	Н	Н	_	L–H	No data is written into the device during this portion of a write operation.	

Document Number: 001-53199 Rev. \*I Page 8 of 26



### IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8V I/O logic levels.

#### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull-up resistor. TDO must be left unconnected. Upon power-up, the device comes up in a reset state, which does not interfere with the operation of the device.

#### Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 11. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

#### Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 14). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 12. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The Boundary Scan Order on page 15 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 14.

#### **TAP Instruction Set**

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 14. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.



# CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18

#### **IDCODE**

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power-up or whenever the TAP controller is supplied a Test-Logic-Reset state.

#### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is supplied during the Update IR state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and  $\overline{CK}$  captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### **EXTEST**

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

#### EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the Test-Logic-Reset state.


#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



The state diagram for the TAP controller follows. [9]

Figure 2. TAP Controller State Diagram



#### Note

<sup>9.</sup> The 0/1 next to each state represents the value at TMS at the rising edge of TCK.






Figure 3. TAP Controller Block Diagram

### **TAP Electrical Characteristics**

Over the Operating Range<sup>[10, 11, 12]</sup>

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -2.0 mA	1.4		V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	1.6		V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA		0.2	V
V <sub>IH</sub>	Input HIGH voltage		0.65 V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		-0.3	0.35 V <sub>DD</sub>	V
I <sub>X</sub>	Input and output load current	$GND \leq V_I \leq V_{DD}$	<b>-</b> 5	5	μΑ

<sup>10.</sup> These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the DC Electrical Characteristics Table.

<sup>11.</sup> Overshoot:  $V_{IL}(AC) < V_{DDQ} + 0.3 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL}(AC) > -0.3 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 12. All voltage referenced to ground.



### **TAP AC Switching Characteristics**


Over the operating range<sup>[13, 14]</sup>

Parameter	Description	Min	Max	Unit
t <sub>TCYC</sub>	TCK clock cycle time	50	-	ns
t <sub>TF</sub>	TCK clock frequency	_	20	MHz
t <sub>TH</sub>	TCK clock HIGH	20	-	ns
t <sub>TL</sub>	TCK clock LOW	20	-	ns
Setup Times			•	•
t <sub>TMSS</sub>	TMS setup to TCK clock rise	5	-	ns
t <sub>TDIS</sub>	TDI setup to TCK clock rise	5	_	ns
t <sub>CS</sub>	Capture setup to TCK rise	5	-	ns
Hold Times				
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	_	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	-	ns
t <sub>CH</sub>	Capture hold after clock rise	5	-	ns
<b>Output Times</b>		•	•	•
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	_	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	-	ns

### **TAP Timing and Test Conditions**

Figure 4 shows the TAP timing and test conditions.<sup>[14]</sup>

Figure 4. TAP Timing and Test Conditions



#### Notes

14. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F$  = 1 ns.

<sup>13.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.



### **Table 2. Identification Register Definitions**

Instruction Field		Description			
instruction rietu	CY7C11661KV18	CY7C11771KV18	CY7C11681KV18	CY7C11701KV18	Description
Revision Number (31:29)	000	000	000	000	Version number.
Cypress Device ID (28:12)	11010111000000100	11010111000001100	11010111000010100	11010111000100100	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	1	· ·	Indicates the presence of an ID register.

### Table 3. Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	109

### **Table 4. Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

Document Number: 001-53199 Rev. \*I Page 14 of 26



Table 5. Boundary Scan Order

Bit #	8ump ID  6R  6P  6N  7P  7N  7R  8R  8P  9R  11P  10P  10N  9P  10M  11N  9M  9N  11L  11M  9L  10K  9J				
0	6R				
1	6P				
2	6N				
3	7P				
4	7N				
5	7R				
6	8R				
7	8P				
8	9R				
9	11P				
10	10P				
11	10N				
12	9P				
13	10M				
14					
15	9M				
16	9N				
17	11L				
18	11M				
19	9L				
20	10L				
21	11K				
22	10K				
23	9J				
24	9K				
25	10J				
26	11J				
27	11H				

Bit #	Bump ID
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	10A
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

Bit #	Bump ID		
56	6A		
57	5B		
58	5A		
59	4A		
60	5C		
61	4B		
62	3A		
63	2A		
64	1A		
65	2B		
66	3B		
67	1C		
68	1B		
69	3D		
70	3C		
71	1D		
72	2C		
73	3E		
74	2D		
75	2E		
76	1E		
77	2F		
78	3F		
79	1G		
80	1F		
81	3G		
82	2G		
83	6A 5B 5A 4A 5C 4B 3A 2A 1A 2B 3B 1C 1B 3D 3C 1D 2C 3E 2D 2E 1E 2F 3F 1G 1F 3G		

Bit #	Bump ID
84	1J
85	2J
86	3K
87	3J
88	2K
89	1K
90	2L
91	3L
92	1M
93	1L
94	3N
95	3M
96	1N
97	2M
98	3P
99	2N
100	2P
101	1P
102	3R
103	4R
104	4P
105	5P
106	5N
107	5R
108	Internal



### Power-up Sequence in DDR II+ SRAM

DDR II+ SRAMs must be powered-up and initialized in a predefined manner to prevent undefined operations.


### **Power-up Sequence**

- Apply power and drive DOFF either HIGH or LOW (All other inputs can be HIGH or LOW).
  - $\square$  Apply  $V_{DD}$  before  $V_{DDQ}$ .
  - $\square$  Apply  $\underline{V_{DDQ}}$  before  $V_{REF}$  or at the same time as  $V_{REF}$ .  $\square$  Drive DOFF HIGH.
- Provide stable DOFF (HIGH), power and clock (K, K) for 20 µs to lock the PLL.

### **PLL Constraints**

- $\blacksquare$  PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as  $t_{KC\ Var}.$
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 μs of stable clock to relock to the desired clock frequency.

Figure 5. Power-up Waveforms





### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ......—65 °C to +150 °C Ambient temperature with power applied . -55 °C to +125 °C Supply voltage on V<sub>DD</sub> relative to GND......–0.5 V to +2.9 V Supply voltage on  $V_{DDQ}$  relative to GND...... -0.5 V to  $+V_{DD}$ DC applied to outputs in high z.....-0.5 V to V<sub>DDQ</sub> + 0.3 V DC input voltage<sup>[11]</sup> ......–0.5 V to V<sub>DD</sub> + 0.3 V Current into outputs (LOW) ......20 mA Static discharge voltage (MIL-STD-883, M 3015)... > 2001 V Latch-up current ...... > 200 mA

### Operating Range

Range	Ambient Temperature (T <sub>A</sub> )	<b>V</b> <sub>DD</sub> <sup>[15]</sup>	<b>V</b> DDQ <sup>[15]</sup>
Commercial	0 °C to +70 °C	1.8 ± 0.1 V	1.4 V to
Industrial	–40 °C to +85 °C		$V_{DD}$

### **Neutron Soft Error Immunity**

	Parameter	Description Test Conditions		Тур	Max*	Unit
•	LSBU	Logical single-bit upsets	25 °C	197	216	FIT/ Mb
	LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
	SEL	Single event latch-up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

### **Electrical Characteristics**

#### **DC Electrical Characteristics**

Over the Operating Range<sup>[12]</sup>

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
$V_{DD}$	Power supply voltage		1.7	1.8	1.9	V
$V_{DDQ}$	I/O supply voltage		1.4	1.5	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH voltage	Note 16	V <sub>DDQ</sub> /2 – 0.12	-	$V_{DDQ}/2 + 0.12$	V
V <sub>OL</sub>	Output LOW voltage	Note 17	V <sub>DDQ</sub> /2 – 0.12	_	$V_{DDQ}/2 + 0.12$	V
V <sub>OH(LOW)</sub>	Output HIGH voltage	$I_{OH} = -0.1$ mA, nominal impedance	V <sub>DDQ</sub> – 0.2	_	$V_{\mathrm{DDQ}}$	V
V <sub>OL(LOW)</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA, nominal impedance	V <sub>SS</sub>	_	0.2	V
$V_{IH}$	Input HIGH voltage		V <sub>REF</sub> + 0.1	_	V <sub>DDQ</sub> + 0.15	V
$V_{IL}$	Input LOW voltage		-0.15	_	V <sub>REF</sub> – 0.1	V
I <sub>X</sub>	Input leakage current	$GND \le V_I \le V_{DDQ}$	-2	_	2	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disabled	-2	_	2	μΑ
$V_{REF}$	Input reference voltage <sup>[18]</sup>	Typical value = 0.75 V	0.68	0.75	0.95	V

#### Notes

<sup>15.</sup> Power-up: Assumes a linear ramp from 0 V to  $V_{DD}$ (min) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .

<sup>16.</sup> Outputs are impedance controlled.  $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350~\Omega$ .

17. Outputs are impedance controlled.  $I_{OL} = (V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350~\Omega$ .

18.  $V_{REF}(min) = 0.68~V$  or  $0.46~V_{DDQ}$ , whichever is larger,  $V_{REF}(max) = 0.95~V$  or  $0.54~V_{DDQ}$ , whichever is smaller.



### DC Electrical Characteristics (continued)

Over the Operating Range<sup>[12]</sup>

Parameter	Description	Test Condi	Test Conditions			Тур	Max	Unit
I <sub>DD</sub> <sup>[19]</sup>	V <sub>DD</sub> operating supply	V <sub>DD</sub> = Max,	550 MHz	(x8)	_	_	740	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$		(x9)	_	_	740	
		I - IMAX - I/ICYC		(x18)	_	_	760	
				(x36)	_	_	970	
			500 MHz	(x8)	_	_	690	mA
				(x9)	_	_	690	
				(x18)	_	_	700	
				(x36)	_	_	890	
			450 MHz	(x8)	_	_	630	mA
				(x9)	_	_	630	
				(x18)	_	_	650	
				(x36)	_	_	820	
			400 MHz	(x8)	_	_	580	mA
				(x9)	_	_	580	
				(x18)	_	_	590	
				(x36)	_	_	750	
I <sub>SB1</sub>	Automatic power-down current	$\begin{aligned} &\text{Max V}_{DD},\\ &\text{both ports deselected},\\ &V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}\\ &f = f_{MAX} = 1/t_{CYC},\\ &\text{inputs static} \end{aligned}$	550 MHz	(x8)	_	_	380	mA
				(x9)	_	_	380	
				(x18)	_	_	380	
				(x36)	_	_	380	
			500 MHz	(x8)	_	_	360	mA
				(x9)	_	_	360	
				(x18)	_	_	360	
				(x36)	_	_	360	1
			450 MHz	(x8)	_	_	340	mA
				(x9)	_	_	340	
				(x18)	_	_	340	mA
				(x36)	_	_	340	
			400 MHz	(x8)	_	_	320	
				(x9)	_	_	320	
				(x18)	_	_	320	
				(x36)	_	_	320	

Note
19. The operation current is calculated with 50% read cycle and 50% write cycle.



### **AC Electrical Characteristics**

Over the operating range<sup>[11]</sup>

Parameter	Description	Description Test Conditions		Тур	Max	Unit
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.2	-	V <sub>DDQ</sub> + 0.24	V
$V_{IL}$	Input LOW voltage		-0.24	-	V <sub>REF</sub> – 0.2	V

### Capacitance

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25  ^{\circ}\text{C}, f = 1  \text{MHz}, V_{DD} = 1.8  \text{V}, V_{DDQ} = 1.5  \text{V}$	4	pF
Co	Output capacitance		4	pF

### **Thermal Resistance**

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165-FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in	13.7	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)	accordance with EIA/JESD51.	3.73	°C/W

Figure 6. AC Test Loads and Waveforms



#### Note

Document Number: 001-53199 Rev. \*I Page 19 of 26

<sup>20.</sup> Unless otherwise noted, test conditions assume signal transition time of 2 V/ns, timing reference levels of 0.75 V, V<sub>REF</sub> = 0.75 V, RQ = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of AC Test Loads and Waveforms.



### **Switching Characteristics**

Over the operating range<sup>[20, 21]</sup>

Cypress	Consortium	Description	550 MHz		500 MHz		450 MHz		400 MHz		Unit
Parameter		Description	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>		V <sub>DD</sub> (typical) to the first access <sup>[22]</sup>	1	_	1	-	1	_	1	_	ms
t <sub>CYC</sub>	t <sub>KHKH</sub>	K clock cycle time	1.81	8.4	2.0	8.4	2.2	8.4	2.5	8.4	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input clock (K/K) HIGH	0.4	_	0.4	-	0.4	_	0.4	_	ns
t <sub>KL</sub>	t <sub>KLKH</sub>	Input clock (K/K) LOW	0.4	_	0.4	_	0.4	_	0.4	-	ns
t <sub>KHK</sub> H	t <sub>KH</sub> KH	K clock rise to K clock rise (rising edge to rising edge)	0.77	_	0.85	-	0.94	-	1.06	ı	ns
Setup Time	es										
t <sub>SA</sub>	t <sub>AVKH</sub>	Address setup to K clock rise	0.23	_	0.25	-	0.275	_	0.4	_	ns
t <sub>SC</sub>	t <sub>IVKH</sub>	Control setup to K clock rise (LD, R/W)	0.23	_	0.25	-	0.275	_	0.4	-	ns
t <sub>SCDDR</sub>	t <sub>IVKH</sub>		0.18	_	0.20	_	0.22	_	0.28	1	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	$D_{[X:0]}$ setup to clock (K/ $\overline{K}$ ) rise	0.18	_	0.20	-	0.22	_	0.28	_	ns
Hold Time	S										
t <sub>HA</sub>	t <sub>KHAX</sub>	Address hold after K clock rise	0.23	_	0.25	-	0.275	_	0.4	_	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control hold after K clock rise (LD, R/W)	0.23	_	0.25	-	0.275	_	0.4	-	ns
t <sub>HCDDR</sub>	t <sub>KHIX</sub>	Doub <u>le da</u> ta <u>rate control hold after clock</u> ( $\overline{K}$ ) rise ( $\overline{BWS}_0$ , $\overline{BWS}_1$ , $\overline{BWS}_2$ , $\overline{BWS}_3$ )	0.18	_	0.20	-	0.22	_	0.28	1	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	$D_{[X:0]}$ hold after clock (K/ $\overline{K}$ ) rise	0.18	_	0.20	_	0.22	_	0.28	-	ns
Output Tin	nes										
$t_{CO}$	t <sub>CHQV</sub>	K/K clock rise to data valid	-	0.45	_	0.45	-	0.45	_	0.45	ns
t <sub>DOH</sub>	t <sub>CHQX</sub>	Data output hold after output K/K clock rise (active to active)	-0.45	_	-0.45	-	-0.45	-	-0.45	1	ns
t <sub>CCQO</sub>	t <sub>CHCQV</sub>	K/K clock rise to echo clock valid	_	0.45	_	0.45	_	0.45	_	0.45	ns
t <sub>CQOH</sub>	t <sub>CHCQX</sub>	Echo clock hold after K/K Clock rise	-0.45	_	-0.45	-	-0.45	_	-0.45	_	ns
$t_{CQD}$	t <sub>CQHQV</sub>	Echo clock high to data valid	_	0.15	_	0.15	_	0.15	_	0.20	ns
t <sub>CQDOH</sub>	t <sub>CQHQX</sub>	Echo clock high to data invalid	-0.15	_	-0.15	_	-0.15	_	-0.20	-	ns
t <sub>CQH</sub>	t <sub>CQHCQL</sub>	Output clock (CQ/CQ) HIGH <sup>[23]</sup>	0.655	_	0.75	_	0.85	_	1.00	-	ns
t <sub>СQН</sub> СQН	t <sub>CQH</sub> CQH	CQ clock rise to $\overline{CQ}$ clock rise (rising edge to rising edge) <sup>[23]</sup>	0.655	_	0.75	-	0.85	-	1.00	1	ns
t <sub>CHZ</sub>	t <sub>CHQZ</sub>	Clock (K/K) rise to high Z (active to high Z) [24, 25]	_	0.45	_	0.45	-	0.45	_	0.45	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (K/K) rise to low Z <sup>[24, 25]</sup>	-0.45	_	-0.45	-	-0.45	_	-0.45	_	ns
t <sub>QVLD</sub>	t <sub>CQHQVLD</sub>	Echo clock high to QVLD valid <sup>[26]</sup>	-0.15	0.15	-0.15	0.15	-0.15	0.15	-0.20	0.20	ns
PLL Timin			•	•	•				•		
t <sub>KC Var</sub>	t <sub>KC Var</sub>	Clock phase jitter	_	0.15	_	0.15	_	0.15	_	0.20	ns
t <sub>KC lock</sub>	t <sub>KC lock</sub>	PLL lock time (K)	20	_	20	_	20	_	20	_	μs
t <sub>KC Reset</sub>	t <sub>KC Reset</sub>	K static to PLL reset <sup>[27]</sup>	30	_	30	_	30	_	30	_	ns

- 21. When a part with a maximum frequency above 400 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.
- 22. This part has an internal voltage regulator; thower is supplied above V<sub>DD</sub> min initially before a read or write operation can be initiated.


  23. These parameters are extrapolated from the input timing parameters (t<sub>CYC</sub>/2 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.
- 24. t<sub>CHZ</sub>, t<sub>CLZ</sub> are specified with a load capacitance of 5 pF as in (b) of AC Test Loads and Waveforms. Transition is measured ±100 mV from steady-state voltage.
- 25. At any voltage and temperature  $t_{CHZ}$  is less than  $t_{CLZ}$  and  $t_{CHZ}$  less than  $t_{CO}$ . 26.  $t_{QVLD}$  specification is applicable for both rising and falling edges of QVLD signal. 27. Hold to >V $_{IH}$  or <V $_{IL}$ .



### **Switching Waveforms**

Read/Write/Deselect Sequence<sup>[28, 29, 30]</sup>

Figure 7. Waveform for 2.5 Cycle Read Latency



<sup>28.</sup> Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

<sup>29.</sup> Outputs are disabled (high z) one clock cycle after a NOP.
30. In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram.



### **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at <a href="www.cypress.com">www.cypress.com</a> and refer to the product summary page at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a> or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at <a href="http://www.cypress.com/go/datasheet/offices">http://www.cypress.com/go/datasheet/offices</a>.

Table 6. Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
450	CY7C11681KV18-450BZC	51-85180	165-ball FPBGA (13 × 15 × 1.4 mm)	- Commercial
	CY7C11681KV18-450BZXC	31-03100	165-ball FPBGA (13 × 15 × 1.4 mm) Pb-free	
400	CY7C11681KV18-400BZC	51-85180	165-ball FPBGA (13 × 15 × 1.4 mm)	Commercial
400	CY7C11701KV18-400BZXC	31-03100	165-ball FPBGA (13 × 15 × 1.4 mm) Pb-free	Commercial


### **Ordering Code Definitions**






## **Package Diagram**

Figure 8. 165-Ball FBGA (13 × 15 × 1.4 mm), 51-85180





51-85180 \*C



### **Acronyms**

Acronym	Description		
DDR	double data rate		
FBGA	fine-pitch ball grid array		
HSTL	high speed transceiver logic		
JEDEC	joint electron device engineering council		
JTAG	joint test action group		
LMBU	logical multiple-bit upset		
LSBU	logical single-bit upset		
PLL	phase-locked loop		
QDR	quad data rate		
SEL	single event latch-up		
TAP	test access port		
TCK	test clock		
TDI	test data in		
TDO	test data out		
TMS	test mode select		

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	micro amperes			
mA	milliamperes			
ns	nano seconds			
Ω	ohms			
pF	pico Farad			
V	volts			
W	watts			



### **Document History Page**

3158084

AJU

01/31/2011

Document Title: CY7C11661KV18/CY7C11771KV18/CY7C11681KV18/CY7C11701KV18, 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Document Number: 001-53199					
Revision	ECN	Orig of Change	Submission Date	Description of Change	
**	2702744	VKN/PYRS	05/06/09	New datasheet	
*A	2747707	VKN/AESA	08/03/2009	Converted from preliminary to final For 550 MHz, 500 MHz, and 450 MHz bins, changed $t_{\rm CO}$ , $t_{\rm CCQO}$ , $t_{\rm CHZ}$ to 450 ps and $t_{\rm DOH}$ , $t_{\rm CQOH}$ , $t_{\rm CLZ}$ to -450 ps Included Soft Error Immunity Data Modified Ordering Information table by including parts that are available and modified the disclaimer for the Ordering information	
*B	2761928	AJU	09/10/2009	Post to external web	
*C	2767155	VKN	09/23/2009	Changed Input Capacitance (C <sub>IN</sub> ) from 2 pF to 4 pF Changed Output Capacitance (C <sub>O</sub> ) from 3 pF to 4 pF Modified Ordering code disclaimer	
*D	2785104	VKN	10/16/2009	Updated Ordering information table	
*E	2855911	VKN	01/18/2010	Included "CY7C11701KV18-400BZXC" part in the Ordering information table Updated package outline diagram Added Contents.	
*F	2896003	NJY	03/19/2010	Removed inactive parts from Ordering Information. Updated package diagram. Updated links in Sales, Solutions, and Legal Information.	
*G	2950522	CS/NJY	08/16/10	Added partnumber CY7C11701KV18-450BZXC and CY7C11701KV18-400BZXC to the ordering information table. Template update. Added ordering code definitions, acronyms, and units of measure.	
*H	3056557	NJY	10/12/2010	Added new CY7C11681KV18-400BZXC part number to the Ordering Information table.	

Updated Ordering Information.

Document Number: 001-53199 Rev. \*I

Page 25 of 26



# CY7C11661KV18, CY7C11771KV18 CY7C11681KV18, CY7C11701KV18

### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless/RF

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory

cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-53199 Rev. \*I

Revised January 31, 2011

Page 26 of 26

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document are the trademarks of their respective holders.