

CD4073B, CD4081B, CD4082B Types

STATIC ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC | CONDITIONS | | | LIMITS AT INDICATED TEMPERATURES (°C) | | | | | | | UNITS |
|---|--------------------|---------------------|--------------------|---|-------|-------|-------|-------|-------------------|--|-------|
| | | | | Values at -55, +25, +125 Apply to D, F, K, H Packages | | | +25 | | | Values at -40, +25, +85 Apply to E Package | |
| | V _O (V) | V _{IN} (V) | V _D (V) | -55 | -40 | +85 | +125 | Min. | Typ. | Max. | |
| Quiescent Device Current, I _{DD} Max. | — | 0,5 | 5 | 0.25 | 0.25 | 7.5 | 7.5 | — | 0.01 | 0.25 | μA |
| | — | 0,10 | 10 | 0.5 | 0.5 | 15 | 15 | — | 0.01 | 0.5 | |
| | — | 0,15 | 15 | 1 | 1 | 30 | 30 | — | 0.01 | 1 | |
| | — | 0,20 | 20 | 5 | 5 | 150 | 150 | — | 0.02 | 5 | |
| Output Low (Sink) Current I _{OL} Min. | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | — | mA |
| | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | — | |
| | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | — | |
| Output High (Source) Current I _{OH} Min. | 4.6 | 0,5 | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | -1 | — | mA |
| | 2.5 | 0,5 | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | — | |
| | 9.5 | 0,10 | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | — | |
| | 13.5 | 0,15 | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | — | |
| Output Voltage: Low-Level, VOL Max. | — | 0,5 | 5 | — | 0.05 | — | — | 0 | 0.05 | — | V |
| | — | 0,10 | 10 | — | 0.05 | — | — | 0 | 0.05 | — | |
| | — | 0,15 | 15 | — | 0.05 | — | — | 0 | 0.05 | — | |
| Output Voltage: High-Level, VOH Min. | — | 0,5 | 5 | — | 4.95 | — | 4.95 | 5 | — | — | V |
| | — | 0,10 | 10 | — | 9.95 | — | 9.95 | 10 | — | — | |
| | — | 0,15 | 15 | — | 14.95 | — | 14.95 | 15 | — | — | |
| Input Low Voltage, V _{IL} Max. | 0.5 | — | 5 | — | 1.5 | — | — | — | 1.5 | — | V |
| | 1 | — | 10 | — | 3 | — | — | — | 3 | — | |
| | 1.5 | — | 15 | — | 4 | — | — | — | 4 | — | |
| Input High Voltage, V _{IH} Min. | 0.5,4.5 | — | 5 | — | 3.5 | — | 3.5 | — | — | — | V |
| | 1,9 | — | 10 | — | 7 | — | 7 | — | — | — | |
| | 1.5,13.5 | — | 15 | — | 11 | — | 11 | — | — | — | |
| Input Current I _{IN} Max. | — | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | — | ±10 ⁻⁵ | ±0.1 | μA |




Fig. 1 – Schematic diagram for CD4081B (1 of 4 identical gates).




Fig. 2 – Logic diagram for CD4081B (1 of 4 identical gates).




Fig. 3 – Typical voltage transfer characteristics.




Fig. 4 – Typical propagation delay time as a function of load capacitance.




Fig. 5 – Typical output low (sink) current characteristics.












Fig. 6 – Minimum output low (sink) current characteristics.

CD4073B, CD4081B, CD4082B Types



CD4073B , CD4081B, CD4082B Types




Fig. 15 – Quiescent device current test circuit.




Fig. 16 – Input current test circuit.




Fig. 17 – Input-voltage test circuit.

TERMINAL ASSIGNMENTS

| | | | |
|-----------------|---|----|-----------------|
| A | 1 | 14 | V _{DD} |
| B | 2 | 13 | K-E, F-G-H |
| J=A, B | 3 | 12 | G |
| K=C, D | 4 | 11 | M-G, H |
| C | 5 | 10 | L=E, F |
| D | 6 | 9 | F |
| V _{SS} | 7 | 8 | E |

TOP VIEW

92CS-24536

CD4081B

| | | | |
|-----------------|---|----|-----------------|
| J=A-B-C-D | 1 | 14 | V _{DD} |
| D | 2 | 13 | K-E, F-G-H |
| C | 3 | 12 | H |
| B | 4 | 11 | G |
| A | 5 | 10 | F |
| NC | 6 | 9 | E |
| V _{SS} | 7 | 8 | NC |

TOP VIEW

NC=NO CONNECTION

92CS-24537R2

CD4082B

| | | | |
|-----------------|---|----|-----------------|
| A | 1 | 14 | V _{DD} |
| B | 2 | 13 | G |
| D | 3 | 12 | H |
| E | 4 | 11 | I |
| F | 5 | 10 | L=G, H, I |
| E, F | 6 | 9 | J=A, B, C |
| V _{SS} | 7 | 8 | C |

TOP VIEW




92CS-24538

CD4073B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

Dimensions and pad layout for CD4073B.

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated



chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.